From WikiChip
Editing intel/core i5
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 2: | Line 2: | ||
{{ic family | {{ic family | ||
| title = Intel Core i5 | | title = Intel Core i5 | ||
− | | image = core i5 logo | + | | image = core i5 logo.png |
| image size = 150px | | image size = 150px | ||
| caption = Core i5 Logo | | caption = Core i5 Logo | ||
Line 19: | Line 19: | ||
| microarch 6 = Broadwell | | microarch 6 = Broadwell | ||
| microarch 7 = Skylake | | microarch 7 = Skylake | ||
− | | microarch 8 = Kaby | + | | microarch 8 = Kaby Lakee |
| microarch 9 = Coffee Lake | | microarch 9 = Coffee Lake | ||
| microarch 10 = Ice Lake | | microarch 10 = Ice Lake | ||
Line 68: | Line 68: | ||
== 1st Generation (Westmere) == | == 1st Generation (Westmere) == | ||
− | {{main|intel/microarchitectures/westmere|l1=Westmere Microarchitecture}} | + | {{main|intel/microarchitectures/westmere|l1=Westmere Microarchitecture}} |
+ | {{empty section}} | ||
===== Arrandale Core ===== | ===== Arrandale Core ===== | ||
Line 82: | Line 83: | ||
created and tagged accordingly. | created and tagged accordingly. | ||
− | Missing a chip? please dump its name here: | + | Missing a chip? please dump its name here: http://en.wikichip.org/wiki/WikiChip:wanted_chips |
--> | --> | ||
− | + | <table class="wikitable sortable tc13 tc14 tc15 tc16"> | |
− | <table class=" | + | <tr><th colspan="16" style="background:#D6D6FF;">Arrandale-based Core i5 Microprocessors</th></tr> |
− | + | <tr><th colspan="9">CPU</th><th colspan="3">IGP</th><th colspan="5">Features</th></tr> | |
− | + | <tr><th>Model</th><th>Price</th><th>Launched</th><th>C</th><th>T</th><th>TDP</th><th>Freq</th><th>Turbo</th><th>L3$</th><th>IGP Name</th><th>Frequency</th><th>Turbo</th><th>AES</th><th>TXT</th><th>vPro</th><th>VT-d</th></tr> | |
− | |||
{{#ask: [[Category:microprocessor models by intel]] [[microprocessor family::Core i5]] [[market segment::Mobile||Embedded]] [[core name::Arrandale]] [[tdp::>19]] | {{#ask: [[Category:microprocessor models by intel]] [[microprocessor family::Core i5]] [[market segment::Mobile||Embedded]] [[core name::Arrandale]] [[tdp::>19]] | ||
|?full page name | |?full page name | ||
− | |?model number | + | |?model number= |
|?release price | |?release price | ||
|?first launched | |?first launched | ||
Line 97: | Line 97: | ||
|?thread count | |?thread count | ||
|?tdp | |?tdp | ||
− | |?base frequency | + | |?base frequency |
− | |?turbo frequency (1 core) | + | |?turbo frequency (1 core) |
− | |? | + | |?l3$ size |
|?integrated gpu | |?integrated gpu | ||
|?integrated gpu base frequency | |?integrated gpu base frequency | ||
|?integrated gpu max frequency | |?integrated gpu max frequency | ||
+ | |?has x86 advanced encryption standard instruction set extension | ||
|?has intel trusted execution technology | |?has intel trusted execution technology | ||
− | |? | + | |?has_intel_vpro_technology |
− | |? | + | |?has_intel_vt-d_technology |
− | |||
|format=template | |format=template | ||
|template=proc table 3 | |template=proc table 3 | ||
Line 112: | Line 112: | ||
|mainlabel=- | |mainlabel=- | ||
}} | }} | ||
− | {{ | + | {{table sep|col=16|Ultra-low Power}} |
{{#ask: [[Category:microprocessor models by intel]] [[microprocessor family::Core i5]] [[market segment::Mobile||Embedded]] [[core name::Arrandale]] [[tdp::<18]] | {{#ask: [[Category:microprocessor models by intel]] [[microprocessor family::Core i5]] [[market segment::Mobile||Embedded]] [[core name::Arrandale]] [[tdp::<18]] | ||
|?full page name | |?full page name | ||
− | |?model number | + | |?model number= |
|?release price | |?release price | ||
|?first launched | |?first launched | ||
Line 121: | Line 121: | ||
|?thread count | |?thread count | ||
|?tdp | |?tdp | ||
− | |?base frequency | + | |?base frequency |
− | |?turbo frequency (1 core) | + | |?turbo frequency (1 core) |
− | |? | + | |?l3$ size |
|?integrated gpu | |?integrated gpu | ||
|?integrated gpu base frequency | |?integrated gpu base frequency | ||
|?integrated gpu max frequency | |?integrated gpu max frequency | ||
+ | |?has x86 advanced encryption standard instruction set extension | ||
|?has intel trusted execution technology | |?has intel trusted execution technology | ||
− | |? | + | |?has_intel_vpro_technology |
− | |? | + | |?has_intel_vt-d_technology |
− | |||
|format=template | |format=template | ||
|template=proc table 3 | |template=proc table 3 | ||
Line 136: | Line 136: | ||
|mainlabel=- | |mainlabel=- | ||
}} | }} | ||
− | {{ | + | {{table count|col=16|ask=[[Category:microprocessor models by intel]] [[microprocessor family::Core i5]] [[market segment::Mobile||Embedded]] [[core name::Arrandale]]}} |
</table> | </table> | ||
− | |||
== 2nd Generation (Sandy Bridge) == | == 2nd Generation (Sandy Bridge) == | ||
− | {{main|intel/microarchitectures/sandy bridge|l1=Sandy Bridge Microarchitecture}} | + | {{main|intel/microarchitectures/sandy bridge|l1=Sandy Bridge Microarchitecture}} |
=== Mobile === | === Mobile === | ||
2nd Generation mobile Core i5 processors were based on {{intel|Sandy Bridge|l=arch}}, an entirely new microarchitecture that provided higher performance at higher power efficiency along with {{intel|sandy bridge (client) #Key_changes_from_Westmere|many other improvements and changes|l=arch}}. Those new models also integrate a higher performance GPU onto the same [[die]] as the [[microprocessor]] as well as introduced a new [[SIMD]] {{x86|AVX}} instruction set {{x86|extension}} as well as a number of new technologies. It's also worth pointing out that the ulta-low voltage models are now 1 watt of [[TDP]] less than previous generation while having higher clock speed. All Core i5 has the following features in common: | 2nd Generation mobile Core i5 processors were based on {{intel|Sandy Bridge|l=arch}}, an entirely new microarchitecture that provided higher performance at higher power efficiency along with {{intel|sandy bridge (client) #Key_changes_from_Westmere|many other improvements and changes|l=arch}}. Those new models also integrate a higher performance GPU onto the same [[die]] as the [[microprocessor]] as well as introduced a new [[SIMD]] {{x86|AVX}} instruction set {{x86|extension}} as well as a number of new technologies. It's also worth pointing out that the ulta-low voltage models are now 1 watt of [[TDP]] less than previous generation while having higher clock speed. All Core i5 has the following features in common: | ||
Line 242: | Line 241: | ||
== 4th Generation (Haswell) == | == 4th Generation (Haswell) == | ||
− | {{main|intel/microarchitectures/haswell|l1=Haswell Microarchitecture}} | + | {{main|intel/microarchitectures/haswell|l1=Haswell Microarchitecture}} |
{{empty section}} | {{empty section}} | ||
Line 250: | Line 249: | ||
== 6th Generation (Skylake) == | == 6th Generation (Skylake) == | ||
− | {{main|intel/microarchitectures/ | + | {{main|intel/microarchitectures/skylake|l1=Skylake Microarchitecture}} |
− | + | {{empty section}} | |
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | {{ | ||
== 7th Generation (Kaby Lake) == | == 7th Generation (Kaby Lake) == | ||
{{main|intel/microarchitectures/kaby lake|l1=Kaby Lake Microarchitecture}}[[File:7th Gen Core-i5-badge.png|right|150px]] | {{main|intel/microarchitectures/kaby lake|l1=Kaby Lake Microarchitecture}}[[File:7th Gen Core-i5-badge.png|right|150px]] | ||
− | 7th generation Core i5 processors, | + | 7th generation Core i5 processors, modes which were introduced by Intel in early [[2017]], are manufactured on Intel's improved [[14 nm process]] "14nm+" which allowed for higher clock speeds at similar voltage levels. As such most models enjoy a modest 100 to 300 MHz clock increase over their previous generation for the same price (Note that clock-for-clock there is no performance improvement over 6th generation Core i5). Overall very few minor features were introduced in the 7th Generation Core i5 models, including improved GPU support for 4K playback via native hardware acceleration. All models incorporate a 600-series [[integrated graphics processor]] which is largely identical to their {{intel|skylake#Graphics|6th generation 500-series}} counterparts. |
=== Desktop === | === Desktop === | ||
Line 474: | Line 397: | ||
{{comp table end}} | {{comp table end}} | ||
− | == 8th Generation | + | == 8th Generation (Kaby Lake Refresh) == |
− | + | [[File:8th gen core i5 logo.png|right|150px]] | |
− | + | === Mobile === | |
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | === Mobile | ||
In August [[2017]] Intel introduced 8th generation mobile Core i5 processors. Contrary to their namesake, those initial chips were still based on the same {{intel|Kaby Lake|l=arch}} microarchitecture as 7th generation. Those new microprocessors do bring some considerable performance increase in both [[single thread]] and more significantly in [[multi-threaded]] applications due to Intel doubling the number of [[physical core|cores]] from [[dual-core|2]] to [[quad-core|4]] while maintaining roughly the same price as previous generation. All mobile models still use soldered {{intel|BGA-1356}} socket and as with previous generation, those new mobile Core i5 chip also have {{intel|Hyper-Threading}} enabled, providing 8 threads for all models. | In August [[2017]] Intel introduced 8th generation mobile Core i5 processors. Contrary to their namesake, those initial chips were still based on the same {{intel|Kaby Lake|l=arch}} microarchitecture as 7th generation. Those new microprocessors do bring some considerable performance increase in both [[single thread]] and more significantly in [[multi-threaded]] applications due to Intel doubling the number of [[physical core|cores]] from [[dual-core|2]] to [[quad-core|4]] while maintaining roughly the same price as previous generation. All mobile models still use soldered {{intel|BGA-1356}} socket and as with previous generation, those new mobile Core i5 chip also have {{intel|Hyper-Threading}} enabled, providing 8 threads for all models. | ||
Line 579: | Line 405: | ||
* '''ISA:''' Everything up to AVX2 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, FMA3, and AVX2) | * '''ISA:''' Everything up to AVX2 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, FMA3, and AVX2) | ||
* '''Tech:''' {{intel|SpeedStep}}, {{intel|Speed Shift}}, {{intel|Turbo Boost}} 2.0, {{intel|VT-x}}, {{intel|VT-d}}/{{intel|EPT}}, {{intel|TSX}}, {{intel|Flex Memory}}, {{intel|Smart Response}}, {{intel|My WiFi}}, Software Guard ({{intel|SGX}}), Memory Protection ({{intel|MPX}}), {{intel|OS Guard}}, {{intel|Secure Key}} | * '''Tech:''' {{intel|SpeedStep}}, {{intel|Speed Shift}}, {{intel|Turbo Boost}} 2.0, {{intel|VT-x}}, {{intel|VT-d}}/{{intel|EPT}}, {{intel|TSX}}, {{intel|Flex Memory}}, {{intel|Smart Response}}, {{intel|My WiFi}}, Software Guard ({{intel|SGX}}), Memory Protection ({{intel|MPX}}), {{intel|OS Guard}}, {{intel|Secure Key}} | ||
− | |||
− | |||
− | |||
− | |||
− | |||
<!-- NOTE: | <!-- NOTE: | ||
This table is generated automatically from the data in the actual articles. | This table is generated automatically from the data in the actual articles. | ||
Line 619: | Line 440: | ||
{{comp table end}} | {{comp table end}} | ||
− | == | + | == 9th Generation (Ice Lake) == |
− | {{main|intel/microarchitectures/ | + | {{main|intel/microarchitectures/ice lake|l1=Ice Lake Microarchitecture}} |
− | + | 9th generation Core i3 processors are manufactured on Intel's 2nd generation enhanced [[10 nm process|10nm+ process]] and are based on their {{intel|Ice Lake|l=arch}} microarchitecture. | |
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
=== Desktop === | === Desktop === | ||
− | {{ | + | {{future information}} |
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
<!-- NOTE: | <!-- NOTE: | ||
Line 653: | Line 452: | ||
created and tagged accordingly. | created and tagged accordingly. | ||
− | Missing a chip? please dump its name here: | + | Missing a chip? please dump its name here: https://en.wikichip.org/wiki/WikiChip:wanted_chips |
--> | --> | ||
{{comp table start}} | {{comp table start}} | ||
− | <table class="comptable sortable"> | + | <table class="comptable sortable tc4"> |
− | {{comp table header|main| | + | {{comp table header|main|8:List of Ice Lake-based Desktop Core i5 Processors}} |
− | {{comp table header|main|7:Main processor| | + | {{comp table header|main|7:Main processor|1:IGP}} |
− | {{comp table header|cols|Price|Launched|Cores|Threads| | + | {{comp table header|cols|Market|Price|Launched|%Frequency|Cores|Threads|Max Mem|Name}} |
− | {{#ask: [[Category:microprocessor models by intel]] [[ | + | {{#ask: [[Category:microprocessor models by intel]] [[family::Core i5]] [[microarchitecture::Ice Lake]] [[market segment::Desktop]] |
|?full page name | |?full page name | ||
|?model number | |?model number | ||
+ | |?market segment | ||
|?release price | |?release price | ||
|?first launched | |?first launched | ||
+ | |?base frequency#GHz | ||
|?core count | |?core count | ||
|?thread count | |?thread count | ||
− | |? | + | |?max memory#GiB |
− | |||
− | |||
|?integrated gpu | |?integrated gpu | ||
− | |? | + | |?isa |
− | |||
|format=template | |format=template | ||
|template=proc table 3 | |template=proc table 3 | ||
− | |userparam= | + | |userparam=10 |
|mainlabel=- | |mainlabel=- | ||
− | |||
}} | }} | ||
− | {{comp table count|ask=[[Category:microprocessor models by intel]] [[ | + | {{comp table count|ask=[[Category:microprocessor models by intel]] [[family:Core i5]] [[microarchitecture::Ice Lake]] [[market segment::Desktop]]}} |
</table> | </table> | ||
{{comp table end}} | {{comp table end}} | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | + | {{DEFAULTSORT:Core i5, Intel}} | |
− | {{ |
Facts about "Core i5 - Intel"
designer | Intel + |
first announced | June 17, 2009 + |
first launched | September 2009 + |
full page name | intel/core i5 + |
instance of | microprocessor family + |
instruction set architecture | IA-32 + and x86-64 + |
main designer | Intel + |
manufacturer | Intel + |
microarchitecture | Nehalem +, Westmere +, Sandy Bridge +, Ivy Bridge +, Haswell +, Broadwell +, Skylake +, Kaby Lake +, Coffee Lake + and Ice Lake + |
name | Intel Core i5 + |
package | FCBGA-1440 +, FCBGA-1364 +, FCBGA-1288 +, FCBGA-1168 +, FCLGA-1155 +, FCLGA-1151 +, FCLGA-1150 +, FCBGA-1023 +, FCPGA-988 + and FCPGA-946 + |
process | 45 nm (0.045 μm, 4.5e-5 mm) +, 32 nm (0.032 μm, 3.2e-5 mm) +, 22 nm (0.022 μm, 2.2e-5 mm) + and 14 nm (0.014 μm, 1.4e-5 mm) + |
socket | LGA-1151 +, LGA-1150 +, LGA-1155 +, LGA-1156 +, Socket G1 +, Socket G2 + and Socket G3 + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |