From WikiChip
Editing intel/core i5/i5-7y54
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
{{intel title|Core i5-7Y54}} | {{intel title|Core i5-7Y54}} | ||
− | {{ | + | {{mpu |
− | |name=Core i5-7Y54 | + | | name = Core i5-7Y54 |
− | |image= | + | | no image = Yes |
− | |image | + | | image = |
− | | | + | | image size = |
− | + | | caption = | |
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | | | ||
| designer = Intel | | designer = Intel | ||
− | | | + | | manufacturer = Intel |
− | | | + | | model number = i5-7Y54 |
− | | | + | | part number = |
− | | | + | | part number 1 = |
− | | | + | | part number 2 = |
+ | | part number 3 = | ||
+ | | market = Mobile | ||
+ | | first announced = August 30, 2016 | ||
+ | | first launched = August 30, 2016 | ||
+ | | last order = | ||
+ | | last shipment = | ||
− | | | + | | family = Core i5 |
− | | | + | | series = Y Series |
− | | | + | | locked = |
− | | | + | | frequency = 1200 MHz |
− | | | + | | turbo frequency = Yes |
− | | | + | | turbo frequency1 = 3200 MHz |
− | | | + | | turbo frequency2 = |
− | | | + | | bus type = |
+ | | bus speed = | ||
+ | | bus rate = | ||
+ | | clock multiplier = 12 | ||
+ | | s-spec = | ||
+ | | s-spec 2 = | ||
+ | | s-spec es = | ||
+ | | s-spec es 2 = | ||
+ | | s-spec qs = | ||
+ | | cpuid = | ||
+ | | cpuid 2 = | ||
− | | | + | | microarch = Kaby Lake |
− | | | + | | platform = |
− | | | + | | chipset = |
− | | | + | | core name = Kaby Lake Y |
− | | | + | | core family = |
− | | | + | | core model = |
− | | | + | | core stepping = |
− | | | + | | core stepping 2 = |
− | | | + | | core stepping N = |
− | | | + | | process = 14 nm |
− | | | + | | transistors = |
− | | | + | | technology = CMOS |
− | | | + | | die area = |
− | | | + | | die width = |
− | + | | die length = | |
− | | | + | | word size = 64 bit |
− | | | + | | core count = 2 |
− | | | + | | thread count = 4 |
− | | | + | | max cpus = 1 |
− | | | + | | max memory = 16 GB |
− | + | | max memory addr = | |
− | | | ||
− | | | ||
− | |||
− | |||
− | + | | electrical = Yes | |
− | + | | power = | |
− | | | + | | v core = |
− | | | + | | v core tolerance = |
− | | | + | | v io = |
− | | | + | | v io tolerance = |
− | | | + | | sdp = |
− | | | + | | tdp = 4.5 W |
− | | | + | | ctdp down = 3.5 W |
− | | | + | | ctdp down frequency = 600 MHz |
− | | | + | | ctdp up = 7 W |
− | | | + | | ctdp up frequency = 1600 MHz |
− | | | + | | temp min = |
− | | | + | | temp max = |
− | | | + | | tjunc min = 0 °C |
− | | | + | | tjunc max = 100 °C |
− | | | + | | tcase min = |
− | | | + | | tcase max = |
− | | | + | | tstorage min = |
− | | | + | | tstorage max = |
− | | | ||
− | |||
− | | | ||
− | | | + | | packaging = Yes |
− | | | + | | package 0 = FCBGA-1515 |
− | | | + | | package 0 type = FCBGA |
− | + | | package 0 pins = 1515 | |
− | + | | package 0 pitch = 0.4 mm | |
− | + | | package 0 width = 20 mm | |
− | + | | package 0 length = 16.5 mm | |
− | + | | package 0 height = | |
− | + | | socket 0 = BGA-1515 | |
− | + | | socket 0 type = BGA | |
− | + | | socket 0 2 = | |
− | + | | socket 0 2 type = | |
− | + | | socket 0 3 = | |
− | + | | socket 0 3 type = | |
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | | | ||
− | | | ||
− | | | ||
− | | | ||
− | | | ||
− | | | ||
− | | | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | | | ||
− | | | ||
− | | | ||
− | | | ||
}} | }} | ||
+ | '''Core i5-7Y54''' is a [[dual-core]] {{arch|64}} [[x86]] microprocessor introduced by [[Intel]] in 2016. This MPU, which is based on Intel's {{intel|Kaby Lake}} microarchitecture operates at 1.2 GHz with a max boost frequency for a single core of 3.2. The MPU incorporates Intel's {{intel|HD Graphics 615}} GPU operating at 300 MHz with burst frequency of 950 MHz. |
Facts about "Core i5-7Y54 - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Core i5-7Y54 - Intel#io + |
base frequency | 1,200 MHz (1.2 GHz, 1,200,000 kHz) + |
bus rate | 4,000 MT/s (4 GT/s, 4,000,000 kT/s) + |
bus type | OPI + |
clock multiplier | 12 + |
core count | 2 + |
core family | 6 + |
core model | 142 + |
core name | Kaby Lake Y + |
core stepping | H0 + |
core voltage (max) | 1.52 V (15.2 dV, 152 cV, 1,520 mV) + |
core voltage (min) | 0.55 V (5.5 dV, 55 cV, 550 mV) + |
designer | Intel + |
device id | 0x591E + |
family | Core i5 + |
first announced | August 30, 2016 + |
first launched | August 30, 2016 + |
full page name | intel/core i5/i5-7y54 + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has ecc memory support | false + |
has extended page tables support | true + |
has feature | Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Speed Shift Technology +, Intel VT-x +, Intel VT-d +, Secure Key Technology +, Flex Memory Access +, Smart Response Technology +, My WiFi Technology +, Advanced Vector Extensions +, Enhanced SpeedStep Technology +, OS Guard +, Extended Page Tables +, Memory Protection Extensions + and Software Guard Extensions + |
has intel enhanced speedstep technology | true + |
has intel flex memory access support | true + |
has intel my wifi technology support | true + |
has intel secure key technology | true + |
has intel smart response technology support | true + |
has intel speed shift technology | true + |
has intel supervisor mode execution protection | true + |
has intel turbo boost technology 2 0 | true + |
has intel vt-d technology | true + |
has intel vt-x technology | true + |
has locked clock multiplier | true + |
has second level address translation support | true + |
has simultaneous multithreading | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
integrated gpu | HD Graphics 615 + |
integrated gpu base frequency | 300 MHz (0.3 GHz, 300,000 KHz) + |
integrated gpu designer | Intel + |
integrated gpu execution units | 24 + |
integrated gpu max frequency | 950 MHz (0.95 GHz, 950,000 KHz) + |
integrated gpu max memory | 16,384 MiB (16,777,216 KiB, 17,179,869,184 B, 16 GiB) + |
isa | x86-64 + |
isa family | x86 + |
l1$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l2$ description | 4-way set associative + |
l2$ size | 0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) + |
l3$ description | 12-way set associative + |
l3$ size | 4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) + |
ldate | August 30, 2016 + |
main image | ![]() |
manufacturer | Intel + |
market segment | Mobile + |
max cpu count | 1 + |
max junction temperature | 373.15 K (100 °C, 212 °F, 671.67 °R) + |
max memory | 16,384 MiB (16,777,216 KiB, 17,179,869,184 B, 16 GiB, 0.0156 TiB) + |
max memory bandwidth | 27.81 GiB/s (28,477.44 MiB/s, 29.861 GB/s, 29,860.76 MB/s, 0.0272 TiB/s, 0.0299 TB/s) + |
max memory channels | 2 + |
max pcie lanes | 10 + |
max storage temperature | 398.15 K (125 °C, 257 °F, 716.67 °R) + |
microarchitecture | Kaby Lake + |
min junction temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
min storage temperature | 248.15 K (-25 °C, -13 °F, 446.67 °R) + |
model number | i5-7Y54 + |
name | Core i5-7Y54 + |
package | FCBGA-1515 + |
part number | HE8067702739826 + |
platform | Kaby Lake + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
release price | $ 281.00 (€ 252.90, £ 227.61, ¥ 29,035.73) + |
s-spec | SR2ZX + and SR345 + |
series | i5-7Y + |
smp max ways | 1 + |
supported memory type | DDR3L-1600 + and LPDDR3-1866 + |
tdp | 4.5 W (4,500 mW, 0.00603 hp, 0.0045 kW) + |
tdp down | 3.5 W (3,500 mW, 0.00469 hp, 0.0035 kW) + |
tdp down frequency | 600 MHz (0.6 GHz, 600,000 kHz) + |
tdp up | 7 W (7,000 mW, 0.00939 hp, 0.007 kW) + |
tdp up frequency | 1,600 MHz (1.6 GHz, 1,600,000 kHz) + |
technology | CMOS + |
thread count | 4 + |
turbo frequency (1 core) | 3,200 MHz (3.2 GHz, 3,200,000 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |
x86/has memory protection extensions | true + |
x86/has software guard extensions | true + |