From WikiChip
Editing intel/core i3
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 53: | Line 53: | ||
== Overview == | == Overview == | ||
− | Intel first announced the retirement of the {{intel|Core 2}} in mid-2009, but the Core i3 was not | + | Intel first announced the retirement of the {{intel|Core 2}} in mid-2009, but the Core i3 was not official launched until January 04, 2010. Core i3 microprocessors are considered performance processors, but generally sit on the low side of the scale. They sit below the {{intel|Core i5}} and well below the {{intel|Core i7}} families, making it fairly decent for multitasking and somewhat OK budget gaming. |
All Core i3 processors up to Coffee Lake are dual-core. | All Core i3 processors up to Coffee Lake are dual-core. | ||
Line 443: | Line 443: | ||
== 8th Generation (Coffee Lake) == | == 8th Generation (Coffee Lake) == | ||
{{main|intel/microarchitectures/coffee lake|l1=Coffee Lake Microarchitecture}} | {{main|intel/microarchitectures/coffee lake|l1=Coffee Lake Microarchitecture}} | ||
− | 8th Generation-core based on the {{intel|Coffee Lake|l=arch}} microarchitecture were introduced in early 2018. Those parts offer are manufactured on Intel's third generation [[14 nm process|14 nm++ process]] which allowed for higher clock frequencies | + | 8th Generation-core based on the {{intel|Coffee Lake|l=arch}} microarchitecture were introduced in early 2018. Those parts offer are manufactured on Intel's third generation [[14 nm process|14 nm++ process]] which allowed for higher clock frequencies. |
=== Desktop === | === Desktop === | ||
{{see also|intel/cores/coffee lake s|l1=Coffee Lake S}} | {{see also|intel/cores/coffee lake s|l1=Coffee Lake S}} | ||
Line 449: | Line 449: | ||
* [[Quad-core]] without {{intel|Hyper-threading}}, 6/8 MiB [[L3$]] | * [[Quad-core]] without {{intel|Hyper-threading}}, 6/8 MiB [[L3$]] | ||
− | * '''Mem:''' Up to 64 [[GiB]] of 2400 MT/s [[DDR4]] with | + | * '''Mem:''' Up to 64 [[GiB]] of 2400 MT/s [[DDR4]] with ECC support |
* '''I/O:''' PCIe Gen 3.0 x16 lanes | * '''I/O:''' PCIe Gen 3.0 x16 lanes | ||
* '''TDP:''' 54-65 W (SP), 35 W (LP) | * '''TDP:''' 54-65 W (SP), 35 W (LP) | ||
Line 466: | Line 466: | ||
<table class="comptable sortable tc4 tc5"> | <table class="comptable sortable tc4 tc5"> | ||
{{comp table header|main|10:List of Coffee Lake-based Core i3 Processors}} | {{comp table header|main|10:List of Coffee Lake-based Core i3 Processors}} | ||
− | {{comp table header|main|7:Main processor|3: | + | {{comp table header|main|7:Main processor|3:IGP}} |
{{comp table header|cols|Price|Launched|C|T|L3$|%TDP|%Frequency|Name|Frequency|Turbo}} | {{comp table header|cols|Price|Launched|C|T|L3$|%TDP|%Frequency|Name|Frequency|Turbo}} | ||
{{comp table header|lsep|10:Standard-Power}} | {{comp table header|lsep|10:Standard-Power}} | ||
Line 482: | Line 482: | ||
|?integrated gpu base frequency | |?integrated gpu base frequency | ||
|?integrated gpu max frequency | |?integrated gpu max frequency | ||
+ | |?isa | ||
|format=template | |format=template | ||
|template=proc table 3 | |template=proc table 3 | ||
Line 501: | Line 502: | ||
|?integrated gpu base frequency | |?integrated gpu base frequency | ||
|?integrated gpu max frequency | |?integrated gpu max frequency | ||
+ | |?isa | ||
|format=template | |format=template | ||
|template=proc table 3 | |template=proc table 3 | ||
Line 509: | Line 511: | ||
</table> | </table> | ||
{{comp table end}} | {{comp table end}} | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
== See also == | == See also == | ||
{{intel core see also}} | {{intel core see also}} |
Facts about "Core i3 - Intel"
designer | Intel + |
first announced | June 17, 2009 + |
first launched | January 4, 2010 + |
full page name | intel/core i3 + |
instance of | microprocessor family + |
instruction set architecture | IA-32 + and x86-64 + |
main designer | Intel + |
manufacturer | Intel + |
microarchitecture | Westmere +, Sandy Bridge +, Ivy Bridge +, Haswell +, Broadwell +, Skylake +, Kaby Lake +, Coffee Lake + and Ice Lake + |
name | Intel Core i3 + |
package | FCLGA-1168 +, FCLGA-1150 +, FCLGA-1155 +, FCLGA-1156 +, FCBGA-1288 +, FCBGA-1023 + and FCPGA-988 + |
process | 32 nm (0.032 μm, 3.2e-5 mm) +, 22 nm (0.022 μm, 2.2e-5 mm) + and 14 nm (0.014 μm, 1.4e-5 mm) + |
socket | LGA-1151 +, LGA-1150 +, LGA-1155 +, LGA-1156 +, Socket G1 +, Socket G2 + and Socket G3 + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |