From WikiChip
Editing intel/celeron/j3455
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
{{intel title|Celeron J3455}} | {{intel title|Celeron J3455}} | ||
− | {{ | + | {{mpu |
− | |name=Celeron J3455 | + | | name = Celeron J3455 |
− | |no image=Yes | + | | no image = Yes |
− | |designer=Intel | + | | designer = Intel |
− | |manufacturer=Intel | + | | manufacturer = Intel |
− | |model number=J3455 | + | | model number = J3455 |
− | |part number=FH8066802986102 | + | | part number = FH8066802986102 |
− | | | + | | part number 1 = |
− | |market=Desktop | + | | part number 2 = |
− | |first announced=August 30, 2016 | + | | part number 3 = |
− | |first launched=August 30, 2016 | + | | market = Desktop |
− | | | + | | first announced = August 30, 2016 |
− | |family=Celeron | + | | first launched = August 30, 2016 |
− | |series=J Series | + | | last order = |
− | |locked=Yes | + | | last shipment = |
− | |frequency=1500 MHz | + | |
− | |turbo frequency1=2300 MHz | + | | family = Celeron |
− | | | + | | series = J Series |
− | | | + | | locked = Yes |
− | |clock multiplier=15 | + | | frequency = 1500 MHz |
− | |microarch=Goldmont | + | | turbo frequency = Yes |
− | |core name=Apollo Lake | + | | turbo frequency1 = 2300 MHz |
− | |core stepping=B1 | + | | bus type = |
− | |process=14 nm | + | | bus speed = |
− | |technology=CMOS | + | | bus rate = |
− | |word size=64 bit | + | | clock multiplier = 15 |
− | |core count=4 | + | | s-spec = SR2Z9 |
− | |thread count=4 | + | | s-spec 2 = |
− | |max cpus=1 | + | | s-spec es = |
− | |max memory=8 | + | | s-spec qs = |
− | |tdp=10 W | + | | cpuid = |
− | |tjunc min=0 °C | + | |
− | |tjunc max=105 °C | + | | microarch = Goldmont |
− | |tstorage min=-25 °C | + | | platform = |
− | |tstorage max=125 °C | + | | core name = Apollo Lake |
− | |packaging=Yes | + | | core stepping = B1 |
− | |package 0=fcBGA-1296 | + | | process = 14 nm |
− | |package 0 type=fcBGA | + | | transistors = |
− | |package 0 pins=1296 | + | | technology = CMOS |
− | |package 0 pitch=0.593 mm | + | | die size = |
− | |package 0 width=31 mm | + | | word size = 64 bit |
− | |package 0 length=24 mm | + | | core count = 4 |
− | |package 0 height=1.318 mm | + | | thread count = 4 |
− | |socket 0=BGA-1296 | + | | max cpus = 1 |
− | |socket 0 type=BGA | + | | max memory = 8 GB |
+ | |||
+ | | electrical = Yes | ||
+ | | power = | ||
+ | | v core = | ||
+ | | v core tolerance = | ||
+ | | v io = | ||
+ | | v io tolerance = | ||
+ | | sdp = | ||
+ | | tdp = 10 W | ||
+ | | ctdp down = | ||
+ | | ctdp down frequency = | ||
+ | | ctdp up = | ||
+ | | ctdp up frequency = | ||
+ | | tjunc min = 0 °C | ||
+ | | tjunc max = 105 °C | ||
+ | | tcase min = | ||
+ | | tcase max = | ||
+ | | tstorage min = -25 °C | ||
+ | | tstorage max = 125 °C | ||
+ | |||
+ | | packaging = Yes | ||
+ | | package 0 = fcBGA-1296 | ||
+ | | package 0 type = fcBGA | ||
+ | | package 0 pins = 1296 | ||
+ | | package 0 pitch = 0.593 mm | ||
+ | | package 0 width = 31 mm | ||
+ | | package 0 length = 24 mm | ||
+ | | package 0 height = 1.318 mm | ||
+ | | socket 0 = BGA-1296 | ||
+ | | socket 0 type = BGA | ||
}} | }} | ||
'''Celeron J3455''' is a [[quad-core]] {{arch|64}} [[x86]] desktop microprocessor introduced by [[Intel]] in 2016. The processor is based on {{intel|Goldmont}} microarchitecture and is manufactured on a [[14 nm]] process. The chip operates at 1.5 GHz with burst frequency of 2.3 GHz and has a TDP of 10 W. This MPU incorporates Intel's {{intel|HD Graphics 500}} [[GPU]] operating at 250 MHz with a burst frequency of 750 MHz. | '''Celeron J3455''' is a [[quad-core]] {{arch|64}} [[x86]] desktop microprocessor introduced by [[Intel]] in 2016. The processor is based on {{intel|Goldmont}} microarchitecture and is manufactured on a [[14 nm]] process. The chip operates at 1.5 GHz with burst frequency of 2.3 GHz and has a TDP of 10 W. This MPU incorporates Intel's {{intel|HD Graphics 500}} [[GPU]] operating at 250 MHz with a burst frequency of 750 MHz. | ||
== Cache == | == Cache == | ||
− | {{main|intel/microarchitectures/goldmont#Memory_Hierarchy|l1=Goldmont | + | {{main|intel/microarchitectures/goldmont#Memory_Hierarchy|l1=Goldmont's Cache}} |
{{cache info | {{cache info | ||
− | |l1i cache=128 | + | |l1i cache=128 KB |
− | |l1i break=4x32 | + | |l1i break=4x32 KB |
|l1i desc=8-way set associative | |l1i desc=8-way set associative | ||
|l1i extra=(per core) | |l1i extra=(per core) | ||
− | |l1d cache=96 | + | |l1d cache=96 KB |
− | |l1d break=4x24 | + | |l1d break=4x24 KB |
|l1d desc=6-way set associative | |l1d desc=6-way set associative | ||
|l1d extra=(per core) | |l1d extra=(per core) | ||
− | |l2 cache=2 | + | |l2 cache=2 MB |
− | |l2 break=2x1 | + | |l2 break=2x1 MB |
|l2 desc=16-way set associative | |l2 desc=16-way set associative | ||
|l2 extra=(per 2 cores) | |l2 extra=(per 2 cores) | ||
− | |l3 cache=0 | + | |l3 cache=0 KB |
|l3 desc=No L3$ | |l3 desc=No L3$ | ||
}} | }} | ||
Line 94: | Line 124: | ||
| frequency = 250 MHz | | frequency = 250 MHz | ||
| max frequency = 750 MHz | | max frequency = 750 MHz | ||
− | | max memory = 8 | + | | max memory = 8 GB |
| output crt = | | output crt = | ||
Line 141: | Line 171: | ||
== Expansions == | == Expansions == | ||
− | {{expansions | + | {{mpu expansions |
| pcie revision = 2.0 | | pcie revision = 2.0 | ||
| pcie lanes = 6 | | pcie lanes = 6 | ||
Line 165: | Line 195: | ||
== Features == | == Features == | ||
− | {{ | + | {{mpu features |
| em64t = Yes | | em64t = Yes | ||
| nx = Yes | | nx = Yes |
Facts about "Celeron J3455 - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Celeron J3455 - Intel#io + |
base frequency | 1,500 MHz (1.5 GHz, 1,500,000 kHz) + |
clock multiplier | 15 + |
core count | 4 + |
core name | Apollo Lake + |
core stepping | B1 + |
designer | Intel + |
device id | 0x5A85 + |
family | Celeron + |
first announced | August 30, 2016 + |
first launched | August 30, 2016 + |
full page name | intel/celeron/j3455 + |
has extended page tables support | true + |
has feature | integrated gpu +, Trusted Execution Technology +, Advanced Encryption Standard Instruction Set Extension +, Burst Performance Technology +, Enhanced SpeedStep Technology + and Extended Page Tables + |
has intel burst performance technology | true + |
has intel enhanced speedstep technology | true + |
has intel trusted execution technology | true + |
has locked clock multiplier | true + |
has second level address translation support | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
integrated gpu | HD Graphics 500 + |
integrated gpu base frequency | 250 MHz (0.25 GHz, 250,000 KHz) + |
integrated gpu max frequency | 750 MHz (0.75 GHz, 750,000 KHz) + |
integrated gpu max memory | 8,192 MiB (8,388,608 KiB, 8,589,934,592 B, 8 GiB) + |
l1d$ description | 6-way set associative + |
l1d$ size | 96 KiB (98,304 B, 0.0938 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l2$ description | 16-way set associative + |
l2$ size | 2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) + |
l3$ description | No L3$ + |
l3$ size | 0 MiB (0 KiB, 0 B, 0 GiB) + |
ldate | August 30, 2016 + |
manufacturer | Intel + |
market segment | Desktop + |
max cpu count | 1 + |
max junction temperature | 378.15 K (105 °C, 221 °F, 680.67 °R) + |
max memory | 8,192 MiB (8,388,608 KiB, 8,589,934,592 B, 8 GiB, 0.00781 TiB) + |
max pcie lanes | 6 + |
max storage temperature | 398.15 K (125 °C, 257 °F, 716.67 °R) + |
microarchitecture | Goldmont + |
min junction temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
min storage temperature | 248.15 K (-25 °C, -13 °F, 446.67 °R) + |
model number | J3455 + |
name | Celeron J3455 + |
part number | FH8066802986102 + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
release price | $ 107.00 (€ 96.30, £ 86.67, ¥ 11,056.31) + |
s-spec | SR2Z9 + |
series | J Series + |
smp max ways | 1 + |
tdp | 10 W (10,000 mW, 0.0134 hp, 0.01 kW) + |
technology | CMOS + |
thread count | 4 + |
turbo frequency (1 core) | 2,300 MHz (2.3 GHz, 2,300,000 kHz) + |
turbo frequency (4 cores) | 2,200 MHz (2.2 GHz, 2,200,000 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |