From WikiChip
Editing intel/celeron/j3355
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
{{intel title|Celeron J3355}} | {{intel title|Celeron J3355}} | ||
− | {{ | + | {{mpu |
| name = Celeron J3355 | | name = Celeron J3355 | ||
| no image = Yes | | no image = Yes | ||
Line 7: | Line 7: | ||
| model number = J3355 | | model number = J3355 | ||
| part number = FH8066802986000 | | part number = FH8066802986000 | ||
+ | | part number 1 = | ||
| part number 2 = | | part number 2 = | ||
| part number 3 = | | part number 3 = | ||
− | |||
| market = Desktop | | market = Desktop | ||
| first announced = August 30, 2016 | | first announced = August 30, 2016 | ||
Line 15: | Line 15: | ||
| last order = | | last order = | ||
| last shipment = | | last shipment = | ||
− | |||
| family = Celeron | | family = Celeron | ||
Line 33: | Line 32: | ||
| cpuid = | | cpuid = | ||
− | |||
− | |||
| microarch = Goldmont | | microarch = Goldmont | ||
| platform = | | platform = | ||
Line 47: | Line 44: | ||
| thread count = 2 | | thread count = 2 | ||
| max cpus = 1 | | max cpus = 1 | ||
− | | max memory = 8 | + | | max memory = 8 GB |
− | |||
+ | | electrical = Yes | ||
| power = | | power = | ||
| v core = | | v core = | ||
Line 82: | Line 79: | ||
== Cache == | == Cache == | ||
− | {{main|intel/microarchitectures/goldmont#Memory_Hierarchy|l1=Goldmont | + | {{main|intel/microarchitectures/goldmont#Memory_Hierarchy|l1=Goldmont's Cache}} |
{{cache info | {{cache info | ||
− | |l1i cache=64 | + | |l1i cache=64 KB |
− | |l1i break=2x32 | + | |l1i break=2x32 KB |
|l1i desc=8-way set associative | |l1i desc=8-way set associative | ||
|l1i extra=(per core) | |l1i extra=(per core) | ||
− | |l1d cache=48 | + | |l1d cache=48 KB |
− | |l1d break= | + | |l1d break=4x24 KB |
|l1d desc=6-way set associative | |l1d desc=6-way set associative | ||
|l1d extra=(per core) | |l1d extra=(per core) | ||
− | |l2 cache=1 | + | |l2 cache=1 MB |
− | |l2 break=1x1 | + | |l2 break=1x1 MB |
|l2 desc=16-way set associative | |l2 desc=16-way set associative | ||
|l2 extra=(per 2 cores) | |l2 extra=(per 2 cores) | ||
Line 127: | Line 124: | ||
| frequency = 250 MHz | | frequency = 250 MHz | ||
| max frequency = 700 MHz | | max frequency = 700 MHz | ||
− | | max memory = 8 | + | | max memory = 8 GB |
| output crt = | | output crt = | ||
Line 174: | Line 171: | ||
== Expansions == | == Expansions == | ||
− | {{expansions | + | {{mpu expansions |
| pcie revision = 2.0 | | pcie revision = 2.0 | ||
| pcie lanes = 6 | | pcie lanes = 6 | ||
Line 198: | Line 195: | ||
== Features == | == Features == | ||
− | {{ | + | {{mpu features |
| em64t = Yes | | em64t = Yes | ||
| nx = Yes | | nx = Yes |
Facts about "Celeron J3355 - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Celeron J3355 - Intel#io + |
base frequency | 2,000 MHz (2 GHz, 2,000,000 kHz) + |
clock multiplier | 20 + |
core count | 2 + |
core name | Apollo Lake + |
core stepping | B1 + |
designer | Intel + |
device id | 0x5A85 + |
family | Celeron + |
first announced | August 30, 2016 + |
first launched | August 30, 2016 + |
full page name | intel/celeron/j3355 + |
has extended page tables support | true + |
has feature | integrated gpu +, Trusted Execution Technology +, Advanced Encryption Standard Instruction Set Extension +, Burst Performance Technology +, Enhanced SpeedStep Technology + and Extended Page Tables + |
has intel burst performance technology | true + |
has intel enhanced speedstep technology | true + |
has intel trusted execution technology | true + |
has locked clock multiplier | true + |
has second level address translation support | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
integrated gpu | HD Graphics 500 + |
integrated gpu base frequency | 250 MHz (0.25 GHz, 250,000 KHz) + |
integrated gpu max frequency | 700 MHz (0.7 GHz, 700,000 KHz) + |
integrated gpu max memory | 8,192 MiB (8,388,608 KiB, 8,589,934,592 B, 8 GiB) + |
isa | x86-64 + |
isa family | x86 + |
l1d$ description | 6-way set associative + |
l1d$ size | 48 KiB (49,152 B, 0.0469 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l2$ description | 16-way set associative + |
l2$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
l3$ description | No L3$ + |
l3$ size | 0 MiB (0 KiB, 0 B, 0 GiB) + |
ldate | August 30, 2016 + |
manufacturer | Intel + |
market segment | Desktop + |
max cpu count | 1 + |
max junction temperature | 378.15 K (105 °C, 221 °F, 680.67 °R) + |
max memory | 8,192 MiB (8,388,608 KiB, 8,589,934,592 B, 8 GiB, 0.00781 TiB) + |
max pcie lanes | 6 + |
max storage temperature | 398.15 K (125 °C, 257 °F, 716.67 °R) + |
microarchitecture | Goldmont + |
min junction temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
min storage temperature | 248.15 K (-25 °C, -13 °F, 446.67 °R) + |
model number | J3355 + |
name | Celeron J3355 + |
part number | FH8066802986000 + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
release price | $ 107.00 (€ 96.30, £ 86.67, ¥ 11,056.31) + |
s-spec | SR2Z8 + |
series | J Series + |
smp max ways | 1 + |
tdp | 10 W (10,000 mW, 0.0134 hp, 0.01 kW) + |
technology | CMOS + |
thread count | 2 + |
turbo frequency (1 core) | 2,500 MHz (2.5 GHz, 2,500,000 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |