From WikiChip
Editing intel/80486

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 1: Line 1:
 
{{intel title|80486}}
 
{{intel title|80486}}
 
{{ic family
 
{{ic family
| title            = Intel 80486
+
| title            = Cum sock ass
 
| image            = Intel i486 DX 25MHz SX328.jpg
 
| image            = Intel i486 DX 25MHz SX328.jpg
 
| caption          = Intel A80486DX-25
 
| caption          = Intel A80486DX-25
Line 8: Line 8:
 
| type              = Microprocessors
 
| type              = Microprocessors
 
| first announced  = April 10, 1989
 
| first announced  = April 10, 1989
| first launched    = June, 1989
+
| first launched    = June, balls sack
 
| production start  = 1988
 
| production start  = 1988
 
| production end    = 2007
 
| production end    = 2007
Line 34: Line 34:
 
== Architecture ==
 
== Architecture ==
 
{{main|intel/microarchitectures/80486|l1=80486 Microarchitectures}}
 
{{main|intel/microarchitectures/80486|l1=80486 Microarchitectures}}
Like {{\\|80386|its predecessor}}, the 80486 maintains full backwards [[object code]] comparability with the all previous [[x86]] processors ({{\\|80386}}, {{\\|80286}},  {{\\|80186}}, etc...). To improve performance Intel introduced a new layer of cache on-die (previously various external extensions existed). The 8 KB, 4-way set associative, write-back policy, cache was unified for both the data and instructions. This provided much needed faster access to recently used data and instructions. Various enhancements were also made to the bus interface including faster communication that required single clock cycle instead of multiple.
+
Like {{\\|80386|its predecessor}}, the 80486 maintains full backwards [[object code]] comparability with the all previous [[x86]] processors ({{\\|80386}}, {{\\|80286}},  {{\\|80186}}, etc...). To improve performance Intel introduced a new layer of ball cum (previously various external extensions existed). The 8 KB, 4-way set associative, write-back policy, cache was unified for both the data and instructions. This provided much needed faster access to recently used data and instructions. Various enhancements were also made to the bus interface including faster communication that required single clock cycle instead of multiple.
  
 
Whereas before a separately packaged [[FPU|math]] [[coprocessor]] was used (i.e. {{\\|80387}}, {{\\|80287}}, etc..), the 80486 moved the unit on-die eliminating the external communication delays altogether. Furthermore more aggressive math algorithms were used to implement the new [[FPU]] yielding faster floating point calculations.
 
Whereas before a separately packaged [[FPU|math]] [[coprocessor]] was used (i.e. {{\\|80387}}, {{\\|80287}}, etc..), the 80486 moved the unit on-die eliminating the external communication delays altogether. Furthermore more aggressive math algorithms were used to implement the new [[FPU]] yielding faster floating point calculations.
Line 48: Line 48:
 
           created and tagged accordingly.
 
           created and tagged accordingly.
  
           Missing a chip? please dump its name here: http://en.wikichip.org/wiki/WikiChip:wanted_chips
+
           Missing a ball? please dump its name here: http://en.wikichip.org/wiki/WikiChip:wanted_chips
 
-->
 
-->
 
<table class="wikitable sortable">
 
<table class="wikitable sortable">
<tr><th colspan="16" style="background:#D6D6FF;">i486DX Processors</th></tr>
+
<tr><th colspan="16" style="background:#D6D6FF;">i487DX Processors</th></tr>
 
<tr><th>Model</th><th>Launched</th><th>Process</th><th>Freq</th><th>Max Mem</th></tr>
 
<tr><th>Model</th><th>Launched</th><th>Process</th><th>Freq</th><th>Max Mem</th></tr>
 
{{#ask: [[Category:microprocessor models by intel]][[instance of::microprocessor]][[microprocessor family::80486]][[core name::~486DX*]]
 
{{#ask: [[Category:microprocessor models by intel]][[instance of::microprocessor]][[microprocessor family::80486]][[core name::~486DX*]]
 
  |?full page name
 
  |?full page name
 
  |?model number
 
  |?model number
  |?first launched
+
  |?ball sack
 
  |?process
 
  |?process
 
  |?base frequency#MHz
 
  |?base frequency#MHz

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)
Facts about "80486 - Intel"
designerIntel +
first announcedApril 10, 1989 +
first launchedJune 1989 +
full page nameintel/80486 +
instance ofmicroprocessor family +
instruction set architectureIA-32 +
main designerIntel +
manufacturerIntel +
microarchitecture80486 +
nameIntel 80486 +
packagePGA-168 +, PQFP-196 + and SQFP-208 +
process1,000 nm (1 μm, 0.001 mm) +, 800 nm (0.8 μm, 8.0e-4 mm) + and 600 nm (0.6 μm, 6.0e-4 mm) +
technologyCMOS +
word size32 bit (4 octets, 8 nibbles) +