From WikiChip
Editing habana/microarchitectures/goya
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 22: | Line 22: | ||
== Overview == | == Overview == | ||
− | Goya is designed as a microarchitecture for the [[acceleration]] of inference. Since the target market is the data center, the [[thermal design point]] for those chips was relatively high - at around 200 W | + | Goya is designed as a microarchitecture for the [[acceleration]] of inference. Since the target market is the data center, the [[thermal design point]] for those chips was relatively high - at around 200 W. The design uses a heterogenous approach comprising of a large General Matrix Multiply (GMM) engine, Tensor |
+ | Processor Cores (TPCs), and a large shared memory pool. | ||
− | + | There are eight TPCs. Each TPC also incorporates its own local memory but omits caches. Each core is a [[VLIW]] DSP design that has been optimized for AI applications. This includes [[AI]]-specific [[instructions]] and operations. The TPCs are designed for flexibility and can be programmed in plain [[C]]. The TPC supports mixed-prevision operations including 8-bit, 16-bit, and 32-bit SIMD vector operations for both [[integer]] and [[floating-point]]. This was done in order to allow accuracy loss tolerance to be controlled on a per-model design by the programmer. Goya offers both coarse-grained precision control and fine-grained down to the tensor level. | |
− | |||
− | There are eight TPCs. Each TPC also incorporates its own local memory but omits caches. | ||
− | |||
− | |||
− | |||
− | |||
− | |||
+ | == Scalability == | ||
+ | {{empty section}} | ||
== See also == | == See also == | ||
* {{\\|Gaudi}} | * {{\\|Gaudi}} | ||
* {{habana|HL}} series | * {{habana|HL}} series |
Facts about "Goya - Microarchitectures - Habana"
codename | Goya + |
designer | Habana + |
first launched | 2018 + |
full page name | habana/microarchitectures/goya + |
instance of | microarchitecture + |
manufacturer | TSMC + |
name | Goya + |
process | 16 nm (0.016 μm, 1.6e-5 mm) + |
processing element count | 8 + |