Semiconductor & Computer Engineering
From WikiChip
Editing graphcore/ipu
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
| Latest revision | Your text | ||
| Line 1: | Line 1: | ||
{{graphcore title|IPU}} | {{graphcore title|IPU}} | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
'''Intelligence Processing Unit''' ('''IPU''') is a family of [[neural processors]] being designed by [[Graphcore]] set to be introduced later this year. | '''Intelligence Processing Unit''' ('''IPU''') is a family of [[neural processors]] being designed by [[Graphcore]] set to be introduced later this year. | ||
{{stub}} | {{stub}} | ||
Facts about "IPU - Graphcore"
| designer | Graphcore + |
| full page name | graphcore/ipu + |
| instance of | integrated circuit family + |
| main designer | Graphcore + |
| manufacturer | TSMC + |
| microarchitecture | Colossus + |
| name | IPU + |
| process | 16 nm (0.016 μm, 1.6e-5 mm) + |
| technology | CMOS + |