From WikiChip
Editing google/pixel visual core
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 12: | Line 12: | ||
|first announced=October 17, 2017 | |first announced=October 17, 2017 | ||
|first launched=October 17, 2017 | |first launched=October 17, 2017 | ||
− | |||
|isa=vISA | |isa=vISA | ||
|isa 2=pISA | |isa 2=pISA | ||
Line 22: | Line 21: | ||
== Overview == | == Overview == | ||
− | The pixel visual core is designed as a co-processor for various consumer products. Although it's currently only used in the Pixel 2 | + | The pixel visual core is designed as a co-processor for various consumer products. Although it's currently only used in the Pixel 2 smartphone, Google have plans to use it in other IoT products in the future. The chip itself incorporates a dedicate [[ARM Holdings|ARM]] {{armh|Cortex-A53|l=arch}} core which handles the application-level resource requests and configures the core to handle the specific workload. For example, if the application sends a request to capture an image using HDR+, the management core will reconfigure the processing units such that an image captured by the camera will get processed and transformed into HDR+ format. The PVC is optimized for high performance by [[racing to sleep]] with a power budget of 6-8 W for very short bursts for around 10-20 seconds an dropping back down to milliwatt when idle. The chip relies equally on both hardware and software in order to achieve the high performance and efficiency by using TensorFlow for machine learning and Halide for image processing. |
− | |||
The chip incorporates eight [[image processing units]] (IPUs) custom cores, each comprise 512 [[arithmetic logic units]] consisting of 256 processing elements (PEs) arranged as a 16 x 16 2-dimensional array. Those cores execute a custom [[VLIW]] ISA designed to expose maximum instruction-level and multiple program data parallelism. Though the chip supports 32-bit integers, the native operations are done on a much simpler logic that operates on 8-bit and 16-bit integers, thus larger data sizes will operate at half throughput. The basic primitive of the stencil operations is the [[multiply-accumulate]] which can accumulate 32 bits and multiply 16 bits. | The chip incorporates eight [[image processing units]] (IPUs) custom cores, each comprise 512 [[arithmetic logic units]] consisting of 256 processing elements (PEs) arranged as a 16 x 16 2-dimensional array. Those cores execute a custom [[VLIW]] ISA designed to expose maximum instruction-level and multiple program data parallelism. Though the chip supports 32-bit integers, the native operations are done on a much simpler logic that operates on 8-bit and 16-bit integers, thus larger data sizes will operate at half throughput. The basic primitive of the stencil operations is the [[multiply-accumulate]] which can accumulate 32 bits and multiply 16 bits. | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
== Die == | == Die == | ||
Line 44: | Line 30: | ||
=== Die === | === Die === | ||
* TSMC 28nm 28HPM process | * TSMC 28nm 28HPM process | ||
− | :[[File:google pvc die.png | + | :[[File:google pvc die.png|450px]] |
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− |
Facts about "Pixel Visual Core (PVC) - Google"
base frequency | 800 MHz (0.8 GHz, 800,000 kHz) + |
designer | Google + |
first announced | October 17, 2017 + |
first launched | October 17, 2017 + |
full page name | google/pixel visual core + |
isa | vISA + and pISA + |
ldate | October 17, 2017 + |
manufacturer | TSMC + |
market segment | Mobile + and Embedded + |
name | Pixel Visual Core + |
part number | X726C502 + |
process | 28 nm (0.028 μm, 2.8e-5 mm) + |
s-spec | SR3HX + |
tdp | 8 W (8,000 mW, 0.0107 hp, 0.008 kW) + |
technology | CMOS + |