From WikiChip
Editing centaur/microarchitectures/cha
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 2: | Line 2: | ||
{{microarchitecture | {{microarchitecture | ||
|atype=CPU | |atype=CPU | ||
− | |name= | + | |name=CHAVDSNKLLLLLLLLLLLLLLLLLLLVDSSSSSSSSSSSSSSSSSSSSSSSSSSSLV |
|designer=Centaur Technology | |designer=Centaur Technology | ||
|manufacturer=TSMC | |manufacturer=TSMC | ||
Line 71: | Line 71: | ||
! Core !! Extended<br>Family !! Family !! Extended<br>Model !! Model !! Stepping | ! Core !! Extended<br>Family !! Family !! Extended<br>Model !! Model !! Stepping | ||
|- | |- | ||
− | | rowspan="2" | Centaur CNS || 0 || 0x6 || 0x4 || 0x7 || | + | | rowspan="2" | Centaur CNS || 0 || 0x6 || 0x4 || 0x7 || 0x1 |
|- | |- | ||
− | | colspan="5" | Family 6 Model 71 Stepping | + | | colspan="5" | Family 6 Model 71 Stepping 1 |
|} | |} | ||
+ | |||
== Architecture == | == Architecture == | ||
Line 132: | Line 133: | ||
=== Instruction set === | === Instruction set === | ||
− | The CHA SoC integrates up to eight cores, each featuring the {{x86|x86-64}} [[ISA]] along with | + | The CHA SoC integrates up to eight cores, each featuring the {{x86|x86-64}} [[ISA]] along with fullowing {{x86|extensions}}: |
{| class="wikitable" | {| class="wikitable" |
Facts about "CHA - Microarchitectures - Centaur Technology"
codename | CHA + |
core count | 8 + |
designer | Centaur Technology + |
full page name | centaur/microarchitectures/cha + |
instance of | microarchitecture + |
instruction set architecture | x86-64 + |
manufacturer | TSMC + |
microarchitecture type | CPU + |
name | CHA + |
pipeline stages (max) | 22 + |
pipeline stages (min) | 20 + |
process | 16 nm (0.016 μm, 1.6e-5 mm) + |