From WikiChip
Editing cavium/octeon/cn3010-300bg525-cp
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
{{cavium title|CN3010-300 CP}} | {{cavium title|CN3010-300 CP}} | ||
− | {{ | + | {{mpu |
| name = Cavium CN3010-300 CP | | name = Cavium CN3010-300 CP | ||
| no image = | | no image = | ||
Line 10: | Line 10: | ||
| model number = CN3010-300 CP | | model number = CN3010-300 CP | ||
| part number = CN3010-300BG525-CP | | part number = CN3010-300BG525-CP | ||
+ | | part number 1 = | ||
| part number 2 = | | part number 2 = | ||
| part number 3 = | | part number 3 = | ||
− | |||
| market = Embedded | | market = Embedded | ||
| first announced = January 30, 2006 | | first announced = January 30, 2006 | ||
Line 52: | Line 52: | ||
| max memory addr = | | max memory addr = | ||
− | + | | electrical = Yes | |
| power = 2 W | | power = 2 W | ||
| v core = | | v core = | ||
Line 142: | Line 142: | ||
}} | }} | ||
− | == | + | == Features == |
− | + | Hardware acceleration units: | |
− | + | * Packet I/O processing | |
− | + | * QoS | |
− | + | * TCP Acceleration | |
== Block diagram == | == Block diagram == |
Facts about "CN3010-300 CP - Cavium"
base frequency | 300 MHz (0.3 GHz, 300,000 kHz) + |
core count | 1 + |
core name | cnMIPS + |
designer | Cavium + |
family | OCTEON + |
first announced | January 30, 2006 + |
first launched | May 1, 2006 + |
full page name | cavium/octeon/cn3010-300bg525-cp + |
has ecc memory support | true + |
has hardware accelerators for network quality of service processing | true + |
has hardware accelerators for tcp packet processing | true + |
instance of | microprocessor + |
isa | MIPS64 + |
isa family | MIPS + |
l1$ size | 24 KiB (24,576 B, 0.0234 MiB) + |
l1d$ description | 64-way set associative + |
l1d$ size | 8 KiB (8,192 B, 0.00781 MiB) + |
l1i$ description | 2-way set associative + |
l1i$ size | 16 KiB (16,384 B, 0.0156 MiB) + |
l2$ description | 4-way set associative + |
l2$ size | 0.125 MiB (128 KiB, 131,072 B, 1.220703e-4 GiB) + |
ldate | May 1, 2006 + |
main image | + |
manufacturer | TSMC + |
market segment | Embedded + |
max cpu count | 1 + |
max memory | 2,048 MiB (2,097,152 KiB, 2,147,483,648 B, 2 GiB, 0.00195 TiB) + |
max memory bandwidth | 1.986 GiB/s (2,033.664 MiB/s, 2.132 GB/s, 2,132.451 MB/s, 0.00194 TiB/s, 0.00213 TB/s) + |
max memory channels | 1 + |
microarchitecture | cnMIPS + |
model number | CN3010-300 CP + |
name | Cavium CN3010-300 CP + |
part number | CN3010-300BG525-CP + |
power dissipation | 2 W (2,000 mW, 0.00268 hp, 0.002 kW) + |
process | 130 nm (0.13 μm, 1.3e-4 mm) + |
release price | $ 39.00 (€ 35.10, £ 31.59, ¥ 4,029.87) + |
series | CN3000 + |
smp max ways | 1 + |
supported memory type | DDR2-533 + |
technology | CMOS + |
thread count | 1 + |
word size | 64 bit (8 octets, 16 nibbles) + |