-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Editing bitmain/sophon/bm1682
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Retrieved from "https://en.wikichip.org/wiki/bitmain/sophon/bm1682"
Facts about "Sophon BM1682 - Bitmain"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Sophon BM1682 - Bitmain#package + |
back image | ![]() |
designer | Bitmain + |
family | Sophon + |
first announced | October 25, 2017 + |
first launched | March 2018 + |
full page name | bitmain/sophon/bm1682 + |
instance of | microprocessor + |
ldate | March 2018 + |
main image | ![]() |
manufacturer | TSMC + |
market segment | Artificial Intelligence + |
model number | BM1682 + |
name | Sophon BM1682 + |
package | FCBGA-1599 + |
peak flops (single-precision) | 3,000,000,000,000 FLOPS (3,000,000,000 KFLOPS, 3,000,000 MFLOPS, 3,000 GFLOPS, 3 TFLOPS, 0.003 PFLOPS, 3.0e-6 EFLOPS, 3.0e-9 ZFLOPS) + |
process | 28 nm (0.028 μm, 2.8e-5 mm) + |
technology | CMOS + |