From WikiChip
Editing arm holdings/microarchitectures/neoverse n2

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 1: Line 1:
−
{{armh title|Neoverse N2|arch}}
+
{{armh title|Zeus|arch}}
 
{{microarchitecture
 
{{microarchitecture
 
|atype=CPU
 
|atype=CPU
−
|name=Zeus
+
|name=Ares
 
|designer=ARM Holdings
 
|designer=ARM Holdings
 
|manufacturer=TSMC
 
|manufacturer=TSMC
−
|introduction=2020
+
|process 2=7 nm
−
|process=7 nm
 
 
|oooe=Yes
 
|oooe=Yes
 
|speculative=Yes
 
|speculative=Yes
Line 15: Line 14:
 
|successor link=arm_holdings/microarchitectures/poseidon
 
|successor link=arm_holdings/microarchitectures/poseidon
 
}}
 
}}
−
'''Neoverse N2''' (codename '''Perseus''') is the successor to {{\\|Ares}}, a high-performance [[ARM]] [[microarchitecture]] designed by [[ARM Holdings]] for the server market. This microarchitecture is designed as a synthesizable [[IP core]] and is sold to other semiconductor companies to be implemented in their own chips.
+
'''Zeus''' is the successor to {{\\|Ares}}, a high-performance [[ARM]] [[microarchitecture]] designed by [[ARM Holdings]] for the server market. This microarchitecture is designed as a synthesizable [[IP core]] and is sold to other semiconductor companies to be implemented in their own chips.
  
−
== History ==
 
−
[[File:arm server roadmap techcon 2018.jpg|thumb|right|Arm's server roadmap.]]
 
−
Zeus was first announced by Drew Henry, Arm’s SVP and GM of Infrastructure Business Unit, at his TechCon 2018 keynote.
 
  
−
== Release Dates ==
 
−
Zeus is expected to show up in products around 2020.
 
−
 
−
== Process Technology ==
 
−
Zeus specifically designed takes advantage of the power and area advantages of the [[7 nm process|7nm+ process]].
 
−
 
−
== Architecture ==
 
 
{{future information}}
 
{{future information}}
−
 
−
=== Key changes from {{\\|Ares}} ===
 
−
* [[7nm+ process]] (from [[7nm]])
 
−
 
−
{{expand list}}
 
−
 
−
== Bibliography ==
 
−
* Drew Henry keynote, TechCon 2018 keynote.
 

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)

Templates used on this page:

Retrieved from "https://en.wikichip.org/wiki/arm_holdings/microarchitectures/neoverse_n2"
Facts about "Neoverse N2 - Microarchitectures - ARM"
RDF feed
codenameZeus +
designerARM Holdings +
first launched2020 +
full page namearm holdings/microarchitectures/neoverse n2 +
instance ofmicroarchitecture +
manufacturerTSMC +
microarchitecture typeCPU +
nameZeus +
process7 nm (0.007 μm, 7.0e-6 mm) +