From WikiChip
Editing arm holdings/microarchitectures/cortex-a77
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 5: | Line 5: | ||
|designer=ARM Holdings | |designer=ARM Holdings | ||
|manufacturer=TSMC | |manufacturer=TSMC | ||
− | |||
− | |||
|introduction=May 27, 2019 | |introduction=May 27, 2019 | ||
|process=10 nm | |process=10 nm | ||
Line 22: | Line 20: | ||
|renaming=Yes | |renaming=Yes | ||
|stages=13 | |stages=13 | ||
− | |decode= | + | |decode=6-way |
|isa=ARMv8.2 | |isa=ARMv8.2 | ||
|feature=Hardware virtualization | |feature=Hardware virtualization | ||
Line 41: | Line 39: | ||
|predecessor=Cortex-A76 | |predecessor=Cortex-A76 | ||
|predecessor link=arm holdings/microarchitectures/cortex-a76 | |predecessor link=arm holdings/microarchitectures/cortex-a76 | ||
− | |successor= | + | |successor=Hercules |
− | |successor link=arm holdings/microarchitectures/ | + | |successor link=arm holdings/microarchitectures/hercules |
}} | }} | ||
'''Cortex-A77''' (codename '''Deimos''') is the successor to the {{armh|Cortex-A76|l=arch}}, a low-power high-performance [[ARM]] [[microarchitecture]] designed by [[ARM Holdings]] for the mobile market. Deimos was designed by Arm's Austin, Texas team. This microarchitecture is designed as a synthesizable [[IP core]] and is sold to other semiconductor companies to be implemented in their own chips. The Cortex-A77, which implemented the {{arm|ARMv8.2}} ISA, is a high performance core which is often combined with a number of low(er) power cores (e.g. {{\\|Cortex-A55}}) in a {{armh|DynamIQ big.LITTLE}} configuration to achieve better energy/performance. | '''Cortex-A77''' (codename '''Deimos''') is the successor to the {{armh|Cortex-A76|l=arch}}, a low-power high-performance [[ARM]] [[microarchitecture]] designed by [[ARM Holdings]] for the mobile market. Deimos was designed by Arm's Austin, Texas team. This microarchitecture is designed as a synthesizable [[IP core]] and is sold to other semiconductor companies to be implemented in their own chips. The Cortex-A77, which implemented the {{arm|ARMv8.2}} ISA, is a high performance core which is often combined with a number of low(er) power cores (e.g. {{\\|Cortex-A55}}) in a {{armh|DynamIQ big.LITTLE}} configuration to achieve better energy/performance. | ||
Line 76: | Line 74: | ||
== Architecture == | == Architecture == | ||
=== Key changes from {{\\|Cortex-A76}} === | === Key changes from {{\\|Cortex-A76}} === | ||
− | * | + | * Significant [[IPC]] uplift ([[Arm]] self-reported around 20% IPC on [[SPEC CPU2006]]/[[SPEC CPU2017]] int) |
− | |||
* Front-end | * Front-end | ||
** [[Branch-prediction]] | ** [[Branch-prediction]] | ||
Line 83: | Line 80: | ||
*** 2x larger runahead window (64B, up from 32B) | *** 2x larger runahead window (64B, up from 32B) | ||
*** 1.33x larger BTB capacity (8K-entry, up from 6K) | *** 1.33x larger BTB capacity (8K-entry, up from 6K) | ||
− | *** 4x larger L1 | + | *** 4x larger L1 BRB capacity (64-entry, up from 16) |
** Improved prefetcher | ** Improved prefetcher | ||
** New [[L0]] MOP cache | ** New [[L0]] MOP cache | ||
Line 113: | Line 110: | ||
{{expand list}} | {{expand list}} | ||
− | + | {{headerbar|1|Block Diagram|icon=fa-drafting-compass}} | |
− | = | + | <h4 style="text-align: center;">Typical SoC</h4> |
− | :[[File:cortex-a77 soc block diagram.svg| | + | :[[File:cortex-a77 soc block diagram.svg|center|650px]] |
− | + | <h4 style="text-align: center;">Individual Core</h4> | |
− | + | :[[File:cortex-a77 block diagram.svg|center|950px]] | |
− | :[[File:cortex-a77 block diagram.svg| | + | {{headerbar|end}} |
=== Memory Hierarchy === | === Memory Hierarchy === | ||
Line 244: | Line 241: | ||
* Arm Tech Day, 2019. | * Arm Tech Day, 2019. | ||
* Arm. ''personal communication''. 2019. | * Arm. ''personal communication''. 2019. | ||
− | |||
− | |||
− | |||
− |
Facts about "Cortex-A77 - Microarchitectures - ARM"
codename | Cortex-A77 + |
core count | 1 +, 2 +, 4 +, 6 + and 8 + |
designer | ARM Holdings + |
first launched | May 27, 2019 + |
full page name | arm holdings/microarchitectures/cortex-a77 + |
instance of | microarchitecture + |
instruction set architecture | ARMv8.2 + |
manufacturer | TSMC +, samsung + and SMIC + |
microarchitecture type | CPU + |
name | Cortex-A77 + |
pipeline stages | 13 + |
process | 10 nm (0.01 μm, 1.0e-5 mm) +, 7 nm (0.007 μm, 7.0e-6 mm) + and 5 nm (0.005 μm, 5.0e-6 mm) + |