From WikiChip
Editing apm/x-gene

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 26: Line 26:
  
 
| succession      = Yes
 
| succession      = Yes
| predecessor      = PACKETPro
+
| predecessor      =  
| predecessor link = apm/packetpro
+
| predecessor link =  
 
| successor        = eMAG
 
| successor        = eMAG
 
| successor link  = ampere computing/emag
 
| successor link  = ampere computing/emag
Line 56: Line 56:
 
-->
 
-->
 
{{comp table start}}
 
{{comp table start}}
<table class="comptable sortable tc2 tc3 tc3 tc7">
+
<table class="comptable sortable tc2 tc3 tc7">
{{comp table header|main|7:List of Storm-based Processors}}
+
{{comp table header|main|6:List of Storm-based Processors}}
{{comp table header|main|5:Processor|2:Memory}}
+
{{comp table header|main|4:Processor|2:Memory}}
{{comp table header|cols|Launched|TDP|Cores|%Turbo|L3$|Type|Chans}}
+
{{comp table header|cols|Launched|Cores|%Turbo|L3$|Type|Chans}}
 
{{#ask: [[Category:microprocessor models by appliedmicro]] [[microarchitecture::Storm]]
 
{{#ask: [[Category:microprocessor models by appliedmicro]] [[microarchitecture::Storm]]
 
  |?full page name
 
  |?full page name
 
  |?model number
 
  |?model number
 
  |?first launched
 
  |?first launched
|?tdp
 
 
  |?core count
 
  |?core count
 
  |?turbo frequency#GHz
 
  |?turbo frequency#GHz
Line 72: Line 71:
 
  |format=template
 
  |format=template
 
  |template=proc table 3
 
  |template=proc table 3
  |userparam=9
+
  |userparam=8
 
  |mainlabel=-
 
  |mainlabel=-
 
}}
 
}}
Line 80: Line 79:
  
 
=== X-Gene 2 ===
 
=== X-Gene 2 ===
{{see also|apm/microarchitectures/shadowcat|l1=Shadowcat microarchitecture}}
+
{{empty section}}
Second-generation of X-Gene processors were announced in September 2014 and later launched in early 2015. X-Gene 2 processors are based on the {{apm|Shadowcat|l=arch}} microarchitecture and were fabricated on [[TSMC]]'s [[28 nm process]]. Though those processors were more of a refresh over their predecessor, the new [[process technology]] produced lower-power chips at similar performance. Those processors had up to four memory channels and up to [[eight cores]] operating at up to 2.4 GHz.
 
 
 
* '''Mem:''' up to 4 memory channels, DDR3 @ up to 1866 MT/s
 
* '''Tech:''' [[ARMv8]] (ARMv8.0-A)
 
* '''I/O:''' 17 PCIe, SATA/SGMII, 2x SGMII/XFI, 1x RGMII
 
 
 
<!-- NOTE:
 
          This table is generated automatically from the data in the actual articles.
 
          If a microprocessor is missing from the list, an appropriate article for it needs to be
 
          created and tagged accordingly.
 
 
 
          Missing a chip? please dump its name here: https://en.wikichip.org/wiki/WikiChip:wanted_chips
 
-->
 
{{comp table start}}
 
<table class="comptable sortable tc2 tc3 tc4 tc8">
 
{{comp table header|main|7:List of Shadowcat-based Processors}}
 
{{comp table header|main|5:Processor|2:Memory}}
 
{{comp table header|cols|Launched|TDP|Cores|%Turbo|L3$|Type|Chans}}
 
{{#ask: [[Category:microprocessor models by appliedmicro]] [[microarchitecture::Shadowcat]]
 
|?full page name
 
|?model number
 
|?first launched
 
|?tdp
 
|?core count
 
|?turbo frequency#GHz
 
|?l3$ size
 
|?supported memory type
 
|?max memory channels
 
|format=template
 
|template=proc table 3
 
|userparam=9
 
|mainlabel=-
 
}}
 
{{comp table count|ask=[[Category:microprocessor models by appliedmicro]] [[microarchitecture::Shadowcat]]}}
 
</table>
 
{{comp table end}}
 
  
 
=== X-Gene 3 ===
 
=== X-Gene 3 ===
{{see also|apm/microarchitectures/skylark|l1=Skylark microarchitecture}}
+
{{empty section}}
Third-generation of X-Gene processors were announced in 2016 and started sampling in 2017. X-Gene 3 processors are based on the {{apm|Skylark|l=arch}} microarchitecture and were fabricated on [[TSMC]]'s [[16 nm process]]. AppliedMicro made large changed to the system architecture of the chip and some minor changes to the core. The chip design shifted from incorporating an array of accelerators on-die to offering a large set of I/O (mostly PCIe lanes) so that high-performance [[PCIe]]-based [[accelerators]] could be attached instead. In 2017 AppliedMicro sold the X-Gene assets to [[Ampere Computing]] and consequently discontinued the X-Gene line. X-Gene 3 has re-launched by Ampere under the {{ampere|eMAG}} family.
 
 
 
* '''Mem:''' 8x DDR4 channels, up to 2666 MT/s with ECC; 1 TiB/socket
 
* '''I/O:''' 42 PCIe Gen 3 lanes
 
* '''TDP:''' Up to 125 W
 
 
 
<!-- NOTE:
 
          This table is generated automatically from the data in the actual articles.
 
          If a microprocessor is missing from the list, an appropriate article for it needs to be
 
          created and tagged accordingly.
 
 
 
          Missing a chip? please dump its name here: https://en.wikichip.org/wiki/WikiChip:wanted_chips
 
-->
 
{{comp table start}}
 
<table class="comptable sortable tc2 tc3 tc4 tc8">
 
{{comp table header|main|7:List of Skylark-based Processors}}
 
{{comp table header|main|5:Processor|2:Memory}}
 
{{comp table header|cols|Launched|TDP|Cores|%Turbo|L3$|Type|Chans}}
 
{{#ask: [[Category:microprocessor models by appliedmicro]] [[microarchitecture::Skylark]]
 
|?full page name
 
|?model number
 
|?first launched
 
|?tdp
 
|?core count
 
|?turbo frequency#GHz
 
|?l3$ size
 
|?supported memory type
 
|?max memory channels
 
|format=template
 
|template=proc table 3
 
|userparam=9
 
|mainlabel=-
 
}}
 
{{comp table count|ask=[[Category:microprocessor models by appliedmicro]] [[microarchitecture::Skylark]]}}
 
</table>
 
{{comp table end}}
 
  
 
== See also ==
 
== See also ==
Line 162: Line 89:
  
 
== Bibliography ==
 
== Bibliography ==
* AppliedMicro. (October 30, 2013). ''"[https://www.apm.com/news/appliedmicro-announces-general-availability-of-x-gene-system-development-ki/ AppliedMicro Announces General Availability of X-Gene System Development Kit for ARM 64-Bit Platform]"''.
 
* AppliedMicro. (March 08, 2017). ''"[https://www.apm.com/news/macom-announces-sampling-of-x-gene-3-server-on-a-chip-solution/ MACOM Announces Sampling of X-Gene® 3 Server-on-a-Chip® Solution]"''.
 
 
* David Schor. (February 5, 2018). "''[https://fuse.wikichip.org/news/776/x-gene-3-gets-a-second-chance-at-ampere-with-a-new-32-core-16nm-arm-processor/ X-Gene 3 gets a second chance at Ampere with a new 32-core 16nm ARM processor]''".
 
* David Schor. (February 5, 2018). "''[https://fuse.wikichip.org/news/776/x-gene-3-gets-a-second-chance-at-ampere-with-a-new-32-core-16nm-arm-processor/ X-Gene 3 gets a second chance at Ampere with a new 32-core 16nm ARM processor]''".

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)
Facts about "X-Gene - AppliedMicro"
designerAppliedMicro +
first announcedOctober 28, 2011 +
first launched2012 +
full page nameapm/x-gene +
instance ofmicroprocessor family +
instruction set architectureARM +
main designerAppliedMicro +
manufacturerTSMC +
microarchitectureStorm +, Shadowcat + and Skylark +
nameX-Gene +
process40 nm (0.04 μm, 4.0e-5 mm) +, 28 nm (0.028 μm, 2.8e-5 mm) + and 16 nm (0.016 μm, 1.6e-5 mm) +
technologyCMOS +
word size64 bit (8 octets, 16 nibbles) +