From WikiChip
Editing ampere computing/microarchitectures/quicksilver
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 30: | Line 30: | ||
* [[7 nm process]] (from [[16 nm]]) | * [[7 nm process]] (from [[16 nm]]) | ||
* Higher [[IPC]] | * Higher [[IPC]] | ||
− | * Higher core count ( | + | * Higher core count (from [[32-core]]) |
− | * ARMv8.2 | + | * ARMv8.2 support (from ARMv8) |
* Multi-socket support | * Multi-socket support | ||
* Faster memory (3200 MT/s from 2666 MT/s) | * Faster memory (3200 MT/s from 2666 MT/s) | ||
* PCIe 4.0 support (from 3.0) | * PCIe 4.0 support (from 3.0) | ||
* [[CCIX]] connectivity support | * [[CCIX]] connectivity support |
Facts about "Quicksilver - Microarchitectures - Ampere"
codename | Quicksilver + |
designer | Ampere Computing + |
first launched | 2019 + |
full page name | ampere computing/microarchitectures/quicksilver + |
instance of | microarchitecture + |
instruction set architecture | ARMv8.2 + |
manufacturer | TSMC + |
microarchitecture type | CPU + |
name | Quicksilver + |
process | 7 nm (0.007 μm, 7.0e-6 mm) + |