From WikiChip
Editing amd/ryzen threadripper
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 106: | Line 106: | ||
=== 2900-Series (Zen+) === | === 2900-Series (Zen+) === | ||
{{see also|amd/microarchitectures/zen+|l1=Zen+ µarch|amd/cores/colfax|l2=Codename Colfax}} | {{see also|amd/microarchitectures/zen+|l1=Zen+ µarch|amd/cores/colfax|l2=Codename Colfax}} | ||
− | Announced in early August 2018, second-generation Threadripper processors are based on the {{amd|Zen+|l=arch}} microarchitecture ,fabricated on [[GlobalFoundries]] [[12 nm process]], and feature a modest frequency and memory improvement. 2nd-gen parts still use the same {{amd|sTR4}} socket and are fully backwards-compatible with 1st-generation. The biggest change second-generation brought is introduction of higher core count models but at the cost of a much higher [[thermal design point]]. 2900-Series doubled the core count to as much as [[32 cores]] | + | Announced in early August 2018, second-generation Threadripper processors are based on the {{amd|Zen+|l=arch}} microarchitecture ,fabricated on [[GlobalFoundries]] [[12 nm process]], and feature a modest frequency and memory improvement. 2nd-gen parts still use the same {{amd|sTR4}} socket and are fully backwards-compatible with 1st-generation. The biggest change second-generation brought is introduction of higher core count models but at the cost of a much higher [[thermal design point]]. 2900-Series doubled the core count to as much as [[32 cores]]. |
All models have | All models have | ||
Line 114: | Line 114: | ||
* '''TDP:''' 180 W / 250 W | * '''TDP:''' 180 W / 250 W | ||
* '''ISA:''' Everything up to {{x86||AVX2}} (i.e., {{x86|SMM}}, {{x86|FPU}}, {{x86|NX}}, {{x86|MMX}}, {{x86|SSE}}, {{x86|SSE2}}, {{x86|SSE3}}, {{x86|SSSE3}}, {{x86|SSE4.1}}, {{x86|SSE4.2}}, {{x86|AES}}, {{x86|AVX}}, {{x86|FMA3}}, and {{x86|AVX2}}), and {{x86|SHA}} | * '''ISA:''' Everything up to {{x86||AVX2}} (i.e., {{x86|SMM}}, {{x86|FPU}}, {{x86|NX}}, {{x86|MMX}}, {{x86|SSE}}, {{x86|SSE2}}, {{x86|SSE3}}, {{x86|SSSE3}}, {{x86|SSE4.1}}, {{x86|SSE4.2}}, {{x86|AES}}, {{x86|AVX}}, {{x86|FMA3}}, and {{x86|AVX2}}), and {{x86|SHA}} | ||
− | * '''Tech:''' {{amd|AMD-V}}/{{amd|AMD-Vi|Vi}}, {{amd|Precision Boost 2}}, {{amd|SMEP}}, 2-way [[SMT]], {{amd|XFR 2 | + | * '''Tech:''' {{amd|AMD-V}}/{{amd|AMD-Vi|Vi}}, {{amd|Precision Boost 2}}, {{amd|SMEP}}, 2-way [[SMT]], {{amd|XFR 2}} |
* '''L3$:''' 32 / 64 [[MiB]] | * '''L3$:''' 32 / 64 [[MiB]] | ||
Facts about "Ryzen Threadripper - AMD"
designer | AMD + |
first announced | May 16, 2017 + |
first launched | August 10, 2017 + |
full page name | amd/ryzen threadripper + |
instance of | microprocessor family + |
instruction set architecture | x86-64 + |
main designer | AMD + |
manufacturer | GlobalFoundries + and TSMC + |
microarchitecture | Zen +, Zen+ +, Zen 2 + and Zen 3 + |
name | AMD Ryzen Threadripper + |
package | FCLGA-4094 + |
process | 14 nm (0.014 μm, 1.4e-5 mm) +, 12 nm (0.012 μm, 1.2e-5 mm) + and 7 nm (0.007 μm, 7.0e-6 mm) + |
socket | Socket TR4 +, Socket TRX4 + and Socket WRX8 + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |