From WikiChip
Editing amd/ryzen 5
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 12: | Line 12: | ||
| arch = mid-range performance x86 processors | | arch = mid-range performance x86 processors | ||
| isa = x86-64 | | isa = x86-64 | ||
− | | microarch = Zen | + | | microarch = Zen |
| word = 64 bit | | word = 64 bit | ||
− | | proc = | + | | proc = 14 nm |
| tech = CMOS | | tech = CMOS | ||
− | | clock min = 3, | + | | clock min = 3,200 MHz |
− | | clock max = | + | | clock max = 3,600 MHz |
| package = µOPGA-1331 | | package = µOPGA-1331 | ||
| socket = Socket AM4 | | socket = Socket AM4 | ||
Line 27: | Line 27: | ||
| successor link = | | successor link = | ||
}} | }} | ||
− | '''Ryzen 5''' (pronounced ''Rye-Zen | + | '''Ryzen 5''' (pronounced ''Rye-Zen Fuck'') is a family of mid-range performance {{arch|64}} [[quad-core|quad]] and [[hexa-core]]s [[x86]] microprocessors introduced by [[AMD]] in March of [[2017]]. Ryzen 5 is based on the {{amd|Zen|l=arch}} microarchitecture and is manufactured on [[globalfoundries|GF's]] [[14 nm process]]. Ryzen 5 is marketed toward the mid-range performance market. The Ryzen 5 is positioned against Intel's mid-range mainstream {{intel|Core i5}} processors, offering competitive performance at lower prices. |
== Overview == | == Overview == | ||
Introduced in April 2017, the Ryzen 5 family is aimed at mid-range performance desktop and sport either [[4 cores|4]] or [[6 cores|6]] cores. The Ryzen 5 is situated under the {{amd|Ryzen 7}} family, offering all of the features but fewer cores. | Introduced in April 2017, the Ryzen 5 family is aimed at mid-range performance desktop and sport either [[4 cores|4]] or [[6 cores|6]] cores. The Ryzen 5 is situated under the {{amd|Ryzen 7}} family, offering all of the features but fewer cores. | ||
Line 38: | Line 38: | ||
Announced in May and introduced in April 2017, the Ryzen 5 processors are mid-range performance processors with [[4 cores|4]] to [[6 cores|6]] cores and multi-threading support. All models have: | Announced in May and introduced in April 2017, the Ryzen 5 processors are mid-range performance processors with [[4 cores|4]] to [[6 cores|6]] cores and multi-threading support. All models have: | ||
− | * '''Mem:''' Up to | + | * '''Mem:''' Up to 64 GiB of dual-channel 2666 MT/s DDR4 memory |
* '''TDP:''' 65 W / 95 W | * '''TDP:''' 65 W / 95 W | ||
* '''ISA:''' Everything up to {{x86||AVX2}} (i.e., {{x86|SMM}}, {{x86|FPU}}, {{x86|NX}}, {{x86|MMX}}, {{x86|SSE}}, {{x86|SSE2}}, {{x86|SSE3}}, {{x86|SSSE3}}, {{x86|SSE4.1}}, {{x86|SSE4.2}}, {{x86|AES}}, {{x86|AVX}}, {{x86|FMA3}}, and {{x86|AVX2}}), and {{x86|SHA}} | * '''ISA:''' Everything up to {{x86||AVX2}} (i.e., {{x86|SMM}}, {{x86|FPU}}, {{x86|NX}}, {{x86|MMX}}, {{x86|SSE}}, {{x86|SSE2}}, {{x86|SSE3}}, {{x86|SSSE3}}, {{x86|SSE4.1}}, {{x86|SSE4.2}}, {{x86|AES}}, {{x86|AVX}}, {{x86|FMA3}}, and {{x86|AVX2}}), and {{x86|SHA}} |
Facts about "Ryzen 5 - AMD"
designer | AMD + |
first announced | March 16, 2017 + |
first launched | April 11, 2017 + |
full page name | amd/ryzen 5 + |
instance of | microprocessor family + |
instruction set architecture | x86-64 + |
main designer | AMD + |
manufacturer | GlobalFoundries + |
microarchitecture | Zen 2 + |
name | AMD Ryzen 5 + |
package | µOPGA-1331 + |
process | 7 nm (0.007 μm, 7.0e-6 mm) + |
socket | Socket AM4 + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |