From WikiChip
Editing amd/ryzen 5
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 127: | Line 127: | ||
{{see also|amd/microarchitectures/zen+|l1=Zen+ µarch}} | {{see also|amd/microarchitectures/zen+|l1=Zen+ µarch}} | ||
==== Desktop ==== | ==== Desktop ==== | ||
− | Introduced in April 2018, Zen+ based Ryzen 5 processors provide a small [[IPC]] | + | Introduced in April 2018, Zen+ based Ryzen 5 processors provide a small [[IPC]] imprvement through various memory and cache ennhancements as well as a modest clock frequency imprvement over their predecessors. Additionally, all models have: |
* '''Mem:''' Up to 64 GiB of dual-channel 2933 MT/s DDR4 memory | * '''Mem:''' Up to 64 GiB of dual-channel 2933 MT/s DDR4 memory |
Facts about "Ryzen 5 - AMD"
designer | AMD + |
first announced | March 16, 2017 + |
first launched | April 11, 2017 + |
full page name | amd/ryzen 5 + |
instance of | microprocessor family + |
instruction set architecture | x86-64 + |
main designer | AMD + |
manufacturer | GlobalFoundries + |
microarchitecture | Zen 2 + |
name | AMD Ryzen 5 + |
package | µOPGA-1331 + |
process | 7 nm (0.007 μm, 7.0e-6 mm) + |
socket | Socket AM4 + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |