From WikiChip
Editing amd/k6-2+
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 17: | Line 17: | ||
| proc = 180 nm | | proc = 180 nm | ||
| tech = CMOS | | tech = CMOS | ||
− | | clock min = | + | | clock min = 450 MHz |
| clock max = 570 MHz | | clock max = 570 MHz | ||
| package = CPGA-321 | | package = CPGA-321 | ||
Line 30: | Line 30: | ||
}} | }} | ||
'''K6-2+''' ('''K6-2 Plus''') was a family of mobile microprocessors introduced by AMD in early [[2000]] as a replacement for the previous generation of {{amd|K6-III}} mobile processors. K6-2+ enjoyed higher performance and lower voltage as a result of a [[die shrink]]. Contrary to their namesake, these models were based on AMD's {{amd|microarchitectures/K6-III|K6-III microarchitecture}} and not {{amd|microarchitectures/K6-2|K6-2}}. K6-2+, unlike {{\\|K6-III+}}, only had half the [[L2$]] as the previous K6-III-P models (albeit still operating at full core frequency). | '''K6-2+''' ('''K6-2 Plus''') was a family of mobile microprocessors introduced by AMD in early [[2000]] as a replacement for the previous generation of {{amd|K6-III}} mobile processors. K6-2+ enjoyed higher performance and lower voltage as a result of a [[die shrink]]. Contrary to their namesake, these models were based on AMD's {{amd|microarchitectures/K6-III|K6-III microarchitecture}} and not {{amd|microarchitectures/K6-2|K6-2}}. K6-2+, unlike {{\\|K6-III+}}, only had half the [[L2$]] as the previous K6-III-P models (albeit still operating at full core frequency). | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− |
Facts about "K6-2+ - AMD"
designer | AMD + |
first announced | April 18, 2000 + |
first launched | April 18, 2000 + |
full page name | amd/k6-2+ + |
instance of | microprocessor family + |
instruction set architecture | IA-32 + |
main designer | AMD + |
manufacturer | AMD + |
microarchitecture | K6-III + |
name | K6-2+ + |
package | CPGA-321 + |
process | 180 nm (0.18 μm, 1.8e-4 mm) + |
socket | Socket 7 + and Super Socket 7 + |
technology | CMOS + |
word size | 32 bit (4 octets, 8 nibbles) + |