From WikiChip
Editing amd/epyc embedded
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 44: | Line 44: | ||
** '''Mem:''' Dual-channel 64-bit DDR4-2666/2133 w/ ECC, up to 512 GiB | ** '''Mem:''' Dual-channel 64-bit DDR4-2666/2133 w/ ECC, up to 512 GiB | ||
** '''I/O:''' x32 PCIe lanes MUX'ed with SATA/GbE and can be mixed configured PCIe and up to 8 SATA ports and up to 4 x 10GbE ports | ** '''I/O:''' x32 PCIe lanes MUX'ed with SATA/GbE and can be mixed configured PCIe and up to 8 SATA ports and up to 4 x 10GbE ports | ||
− | ** '''TDP:''' | + | ** '''TDP:''' 35-50 W |
The ISA and Technology applies to all models. | The ISA and Technology applies to all models. |
Facts about "EPYC Embedded - AMD"
designer | AMD + |
first announced | February 22, 2018 + |
first launched | February 22, 2018 + |
full page name | amd/epyc embedded + |
instance of | system on a chip family + |
instruction set architecture | x86-64 + |
main designer | AMD + |
manufacturer | GlobalFoundries + |
microarchitecture | Zen + |
name | AMD EPYC Embedded + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
socket | Socket SP4 + and Socket SP4r2 + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |