From WikiChip
Editing amd/epyc embedded

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 30: Line 30:
  
 
== Overview ==
 
== Overview ==
The EPYC Embedded family is a low-power variant of the {{amd|EPYC}} line that primarily marketed towards embedded devices such as networking, storage, and edge computing devices. Those parts have lower TDPs and come in a much smaller package allowing for denser integration.
+
The EPYC Embedded family is a low-power variant of the {{amd|EPYC}} line that primarily towards embedded devices such as networking, storage, and edge computing devices. Those parts have lower TDPs and come in a much smaller package allowing for denser integration.
  
 
== Members ==
 
== Members ==
 
=== 3000 Series (Zen) ===
 
=== 3000 Series (Zen) ===
 
{{see also|amd/cores/snowy_owl|amd/microarchitectures/zen|l1=Snowy Owl|l2=Zen µarch}}
 
{{see also|amd/cores/snowy_owl|amd/microarchitectures/zen|l1=Snowy Owl|l2=Zen µarch}}
Introduced in early 2018, the 3000 embedded series is based on the {{amd|Zen|Zen microarchitecture|l=arch}} using the same dies as the server {{amd|EPYC}} processors. 3000-series come in anywhere from [[4 cores|4]] to [[16 cores]] as well as with and without [[SMT]] support. Models with 8 or less cores come in a single-die configuration and uses a single-chip module {{amd|Package SP4r4}} while models with more than eight cores come in a dual-die configuration and use a multi-chip module {{amd|Package SP4}}. Both packages are ball grid arrays (BGAs) and are pin-compatible with each other. Geared toward embedded applications means those parts have lower TDP than their server counterparts. Depending on the die configuration, the features of the dual-die config are mostly double that of the single-die config.
 
 
* Dual-die Models
 
** '''Mem:''' Quad-channel 64-bit DDR4-2666 w/ ECC, up to 1 TiB
 
** '''I/O:''' x64 PCIe lanes MUX'ed with SATA/GbE and can be mixed configured PCIe and up to 16 SATA ports and up to 10 x 10GbE  ports
 
** '''TDP:''' 65-100 W
 
* Single-die Models
 
** '''Mem:''' Dual-channel 64-bit DDR4-2666/2133 w/ ECC, up to 512 GiB
 
** '''I/O:''' x32 PCIe lanes MUX'ed with SATA/GbE and can be mixed configured PCIe and up to 8 SATA ports and up to 4 x 10GbE  ports
 
** '''TDP:''' 30-50 W
 
 
The ISA and Technology applies to all models.
 
 
* '''ISA:''' Everything up to {{x86||AVX2}} (i.e., {{x86|SMM}}, {{x86|FPU}}, {{x86|NX}}, {{x86|MMX}}, {{x86|SSE}}, {{x86|SSE2}}, {{x86|SSE3}}, {{x86|SSSE3}}, {{x86|SSE4.1}}, {{x86|SSE4.2}}, {{x86|AES}}, {{x86|AVX}}, {{x86|FMA3}}, and {{x86|AVX2}}), and {{x86|SHA}}
 
* '''Tech:''' {{amd|Precision Boost}}, 2-way [[SMT]], {{amd|AMD-Vi}}, {{amd|AMD-V}}, {{amd|Secure Memory Encryption}} (SME), and {{amd|Secure Encrypted Virtualization}} (SEV)
 
 
 
<!-- NOTE:  
 
<!-- NOTE:  
 
           This table is generated automatically from the data in the actual articles.
 
           This table is generated automatically from the data in the actual articles.
Line 59: Line 43:
 
-->
 
-->
 
{{comp table start}}
 
{{comp table start}}
<table class="comptable sortable tc4 tc5 tc9 tc10 tc12">
+
<table class="comptable sortable tc4 tc5 tc13">
{{comp table header|main|11:List EPYC Embedded 3000-Series Processors}}
+
{{comp table header|main|12:List EPYC Embedded 3000-Series Processors}}
{{comp table header|cols|Price|Launched|Cores|Thread|L2$|L3$|%TDP|%Base|%Turbo (Max)|Memory|PCIe Lanes}}
+
{{comp table header|cols|Price|Launched|Cores|Thread|L2$|L3$|%TDP|%Base|%Turbo (Max)|%Turbo (All)|Memory|PCIe Lanes}}
{{comp table header|lsep|11:Single-Chip Package (1 die)}}
+
{{comp table header|lsep|12:Single-Chip Package (1 die)}}
 
{{#ask: [[Category:microprocessor models by amd]] [[microarchitecture::Zen]] [[family::EPYC Embedded]] [[core count::<8]]
 
{{#ask: [[Category:microprocessor models by amd]] [[microarchitecture::Zen]] [[family::EPYC Embedded]] [[core count::<8]]
 
  |?full page name
 
  |?full page name
Line 74: Line 58:
 
  |?tdp
 
  |?tdp
 
  |?base frequency#GHz
 
  |?base frequency#GHz
 +
|?turbo frequency (13 cores)#GHz
 
  |?turbo frequency (1 core)#GHz
 
  |?turbo frequency (1 core)#GHz
 
  |?supported memory type
 
  |?supported memory type
Line 79: Line 64:
 
  |format=template
 
  |format=template
 
  |template=proc table 3
 
  |template=proc table 3
  |userparam=13
+
  |userparam=14
 
  |mainlabel=-
 
  |mainlabel=-
 
}}
 
}}
{{comp table header|lsep|11:Multi-Chip Package (2 dies)}}
+
{{comp table header|lsep|12:Multi-Chip Package (2 dies)}}
 
{{#ask: [[Category:microprocessor models by amd]] [[microarchitecture::Zen]] [[family::EPYC Embedded]] [[core count::>9]]
 
{{#ask: [[Category:microprocessor models by amd]] [[microarchitecture::Zen]] [[family::EPYC Embedded]] [[core count::>9]]
 
  |?full page name
 
  |?full page name
Line 94: Line 79:
 
  |?tdp
 
  |?tdp
 
  |?base frequency#GHz
 
  |?base frequency#GHz
 +
|?turbo frequency (13 cores)#GHz
 
  |?turbo frequency (1 core)#GHz
 
  |?turbo frequency (1 core)#GHz
 
  |?supported memory type
 
  |?supported memory type
Line 99: Line 85:
 
  |format=template
 
  |format=template
 
  |template=proc table 3
 
  |template=proc table 3
  |userparam=13
+
  |userparam=14
 
  |mainlabel=-
 
  |mainlabel=-
 
}}
 
}}
Line 110: Line 96:
  
 
== See also ==
 
== See also ==
* AMD {{amd|Ryzen Embedded}}
 
 
* Intel {{intel|Xeon D}}
 
* Intel {{intel|Xeon D}}
 
* Cavium {{cavium|ThunderX2}}
 
* Cavium {{cavium|ThunderX2}}

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)
Facts about "EPYC Embedded - AMD"
designerAMD +
first announcedFebruary 22, 2018 +
first launchedFebruary 22, 2018 +
full page nameamd/epyc embedded +
instance ofsystem on a chip family +
instruction set architecturex86-64 +
main designerAMD +
manufacturerGlobalFoundries +
microarchitectureZen +
nameAMD EPYC Embedded +
process14 nm (0.014 μm, 1.4e-5 mm) +
socketSocket SP4 + and Socket SP4r2 +
technologyCMOS +
word size64 bit (8 octets, 16 nibbles) +