From WikiChip
Editing amd/epyc/7451
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
{{amd title|EPYC 7451}} | {{amd title|EPYC 7451}} | ||
− | {{ | + | {{mpu |
+ | |future=Yes | ||
|name=EPYC 7451 | |name=EPYC 7451 | ||
|no image=Yes | |no image=Yes | ||
Line 9: | Line 10: | ||
|market=Server | |market=Server | ||
|first announced=June 20, 2017 | |first announced=June 20, 2017 | ||
− | |||
− | |||
|family=EPYC | |family=EPYC | ||
|series=7000 | |series=7000 | ||
Line 39: | Line 38: | ||
|turbo frequency23=2,900 MHz | |turbo frequency23=2,900 MHz | ||
|turbo frequency24=2,900 MHz | |turbo frequency24=2,900 MHz | ||
+ | |bus links=4 | ||
+ | |bus rate=8 GT/s | ||
|clock multiplier=23 | |clock multiplier=23 | ||
|isa=x86-64 | |isa=x86-64 | ||
Line 46: | Line 47: | ||
|core family=23 | |core family=23 | ||
|core model=1 | |core model=1 | ||
− | |core stepping= | + | |core stepping=2 |
|process=14 nm | |process=14 nm | ||
|transistors=19,200,000,000 | |transistors=19,200,000,000 | ||
|technology=CMOS | |technology=CMOS | ||
− | |die area= | + | |die area=195.228 mm² |
+ | |die length=8.87 mm | ||
+ | |die width=22.01 mm | ||
|mcp=Yes | |mcp=Yes | ||
|die count=4 | |die count=4 | ||
Line 59: | Line 62: | ||
|max memory=2 TiB | |max memory=2 TiB | ||
|tdp=180 W | |tdp=180 W | ||
− | + | |package module 1={{packages/amd/socket sp3}} | |
− | |||
− | |package | ||
}} | }} | ||
'''EPYC 7451''' is a dual-socket {{arch|64}} [[24-core]] [[x86]] enterprise server microprocessor introduced by [[AMD]] in mid-[[2017]]. This processor is based on the {{amd|Zen|l=arch}} microarchitecture and is manufactured on a [[14 nm process]]. The 7451 has a base frequency of 2.3 GHz with a turbo frequency of 3.2 GHz for up to 12 active cores. This chip has a TDP of 180 W and supports up to 2 TiB of octa-channel DDR4-2666 ECC memory per socket. | '''EPYC 7451''' is a dual-socket {{arch|64}} [[24-core]] [[x86]] enterprise server microprocessor introduced by [[AMD]] in mid-[[2017]]. This processor is based on the {{amd|Zen|l=arch}} microarchitecture and is manufactured on a [[14 nm process]]. The 7451 has a base frequency of 2.3 GHz with a turbo frequency of 3.2 GHz for up to 12 active cores. This chip has a TDP of 180 W and supports up to 2 TiB of octa-channel DDR4-2666 ECC memory per socket. | ||
Line 145: | Line 146: | ||
|avx=Yes | |avx=Yes | ||
|avx2=Yes | |avx2=Yes | ||
− | + | |avx512=No | |
|abm=Yes | |abm=Yes | ||
|tbm=No | |tbm=No | ||
Line 190: | Line 191: | ||
|amdvi=Yes | |amdvi=Yes | ||
|amdv=Yes | |amdv=Yes | ||
− | |||
− | |||
− | |||
|rvi=No | |rvi=No | ||
|smt=Yes | |smt=Yes |
Facts about "EPYC 7451 - AMD"