From WikiChip
Editing amd/duron
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 32: | Line 32: | ||
== Overview == | == Overview == | ||
− | |||
In April of [[1998]] Intel introduced their {{intel|Celeron}} family of processors - a family specifically designed to target the ultra-cheaper computer segment. Duron (still nameless at the time) was marked on [[AMD]]'s roadmap during the Microprocessor Forum in [[1998]]. Almost a year after the introduction of {{amd|Athlon}}, AMD introduced the Duron family. With Celeron, Intel opted to using a single socket ([[Socket 370]]) for both the {{intel|Pentium III}} and {{intel|Celeron}} families. This allowed simplification for OEMs and opens the door for the end user to future upgrades. AMD moved in the same direction, using [[Socket A]] for {{amd|Athlon}} and the new Duron family. | In April of [[1998]] Intel introduced their {{intel|Celeron}} family of processors - a family specifically designed to target the ultra-cheaper computer segment. Duron (still nameless at the time) was marked on [[AMD]]'s roadmap during the Microprocessor Forum in [[1998]]. Almost a year after the introduction of {{amd|Athlon}}, AMD introduced the Duron family. With Celeron, Intel opted to using a single socket ([[Socket 370]]) for both the {{intel|Pentium III}} and {{intel|Celeron}} families. This allowed simplification for OEMs and opens the door for the end user to future upgrades. AMD moved in the same direction, using [[Socket A]] for {{amd|Athlon}} and the new Duron family. | ||
Unlike original Celeron processor models which were artificially slowed down by Intel (e.g. slower bus speed), Duron processors shared the same specs as Athlon - including a higher speed of 100 MHz bus DDR (200 MT/s). Additionally, Intel used the same production for both Celeron and Pentium III, disabling various features as needed during the manufacturing process. Unlike Intel, AMD gave Duron a design of its own, the reduced cache for example directly resulted in smaller die size and thus cheaper manufacturing. These differences played fairly well in AMD's advantage - Duron models were cheaper and had superior performance over their Celeron counterparts. | Unlike original Celeron processor models which were artificially slowed down by Intel (e.g. slower bus speed), Duron processors shared the same specs as Athlon - including a higher speed of 100 MHz bus DDR (200 MT/s). Additionally, Intel used the same production for both Celeron and Pentium III, disabling various features as needed during the manufacturing process. Unlike Intel, AMD gave Duron a design of its own, the reduced cache for example directly resulted in smaller die size and thus cheaper manufacturing. These differences played fairly well in AMD's advantage - Duron models were cheaper and had superior performance over their Celeron counterparts. | ||
− | |||
== Architecture == | == Architecture == | ||
− | {{main|amd/microarchitectures/k7|l1=K7 Microarchitecture}} | + | {{main|amd/microarchitectures/k7|l1=K7 Microarchitecture}} |
{{empty section}} | {{empty section}} | ||
== Die Shot == | == Die Shot == | ||
− | + | {{empty section}} | |
− | |||
− | |||
− | |||
− | |||
− | |||
== Model Identification == | == Model Identification == | ||
Line 149: | Line 142: | ||
</table> | </table> | ||
==== Applebred Core ==== | ==== Applebred Core ==== | ||
− | {{amd|Applebred|l=core}}-based processors incorporated {{x86|MMX}}, {{x86|Extended MMX}}, {{x86|3DNow!}}, {{x86|Extended 3DNow!}}, and {{x86|SSE}} | + | {{amd|Applebred|l=core}}-based processors incorporated {{x86|MMX}}, {{x86|Extended MMX}}, {{x86|3DNow!}}, {{x86|Extended 3DNow!}}, and {{x86|SSE}}. |
<!-- NOTE: | <!-- NOTE: | ||
This table is generated automatically from the data in the actual articles. | This table is generated automatically from the data in the actual articles. | ||
Line 217: | Line 210: | ||
</table> | </table> | ||
==== Morgan Core ==== | ==== Morgan Core ==== | ||
− | {{amd|Morgan|l=core}}-based ( | + | {{amd|Morgan|l=core}}-based (formally Camaro) processors incorporated {{x86|MMX}}, {{x86|Extended MMX}}, {{x86|3DNow!}}, {{x86|Extended 3DNow!}}, and {{x86|SSE}}. |
<!-- NOTE: | <!-- NOTE: | ||
This table is generated automatically from the data in the actual articles. | This table is generated automatically from the data in the actual articles. | ||
Line 251: | Line 244: | ||
== Motherboards == | == Motherboards == | ||
− | + | ||
{| class="wikitable sortable" | {| class="wikitable sortable" | ||
|- | |- | ||
Line 462: | Line 455: | ||
* [[:File:AMD Duron Processor Rev. A0- CPUID Reporting of L2 Cache Size (July, 2000).pdf|AMD Duron Processor Rev. A0: CPUID Reporting of L2 Cache Size]]. | * [[:File:AMD Duron Processor Rev. A0- CPUID Reporting of L2 Cache Size (July, 2000).pdf|AMD Duron Processor Rev. A0: CPUID Reporting of L2 Cache Size]]. | ||
* [[:File:AMD Processor Recognition (June, 2000).pdf|AMD Processor Recognition Application Note]]; Publication # 20734; Rev: R; Issue Date: June 2000. | * [[:File:AMD Processor Recognition (June, 2000).pdf|AMD Processor Recognition Application Note]]; Publication # 20734; Rev: R; Issue Date: June 2000. | ||
− | |||
− | |||
=== Other === | === Other === | ||
Line 469: | Line 460: | ||
* [[:File:AMD Duron Processor Model 7 Revision Guid (October, 2003).pdf|AMD Duron Processor Model 7 Revision Guide]]; Publication # 24806; Rev: E; Issue Date: October 2003. | * [[:File:AMD Duron Processor Model 7 Revision Guid (October, 2003).pdf|AMD Duron Processor Model 7 Revision Guide]]; Publication # 24806; Rev: E; Issue Date: October 2003. | ||
* [[:File:AMD Duron Processor Revision Guide (August, 200).pdf|AMD Duron Processor Revision Guide; Publication # 23865]]; Rev: C; Issue Date: August 2000. | * [[:File:AMD Duron Processor Revision Guide (August, 200).pdf|AMD Duron Processor Revision Guide; Publication # 23865]]; Rev: C; Issue Date: August 2000. | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
== See Also == | == See Also == |
Facts about "Duron - AMD"
designer | AMD + |
first announced | April 27, 2000 + |
first launched | June 19, 2000 + |
full page name | amd/duron + |
instance of | microprocessor family + |
instruction set architecture | IA-32 + |
main designer | AMD + |
manufacturer | AMD + |
microarchitecture | K7 + |
name | AMD Duron + |
package | CPGA-453 + |
process | 180 nm (0.18 μm, 1.8e-4 mm) + and 130 nm (0.13 μm, 1.3e-4 mm) + |
socket | Socket A + |
technology | CMOS + |
word size | 32 bit (4 octets, 8 nibbles) + |