From WikiChip
Editing amd/duron/d800aut1b
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 84: | Line 84: | ||
{{main|amd/microarchitectures/k7#Memory_Hierarchy|l1=K7 § Cache}} | {{main|amd/microarchitectures/k7#Memory_Hierarchy|l1=K7 § Cache}} | ||
{{cache info | {{cache info | ||
− | |l1i cache=64 | + | |l1i cache=64 KB |
− | |l1i break=1x64 | + | |l1i break=1x64 KB |
|l1i desc=2-way set associative | |l1i desc=2-way set associative | ||
|l1i extra= | |l1i extra= | ||
− | |l1d cache=64 | + | |l1d cache=64 KB |
− | |l1d break=1x64 | + | |l1d break=1x64 KB |
|l1d desc=2-way set associative | |l1d desc=2-way set associative | ||
|l1d extra= | |l1d extra= | ||
− | |l2 cache=64 | + | |l2 cache=64 KB |
− | |l2 break=1x64 | + | |l2 break=1x64 KB |
|l2 desc=16-way set associative | |l2 desc=16-way set associative | ||
|l2 extra= | |l2 extra= |
Facts about "Duron 800 (Spitfire) - AMD"
base frequency | 800 MHz (0.8 GHz, 800,000 kHz) + |
bus rate | 200 MT/s (0.2 GT/s, 200,000 kT/s) + |
bus speed | 100 MHz (0.1 GHz, 100,000 kHz) + |
bus type | FSB + |
clock multiplier | 8 + |
core count | 1 + |
core family | 6 + |
core model | 3 + |
core name | Spitfire + |
core stepping | 0 + |
core voltage | 1.6 V (16 dV, 160 cV, 1,600 mV) + |
core voltage tolerance | 0.1 V + |
cpuid | 630 + |
designer | AMD + |
die area | 100 mm² (0.155 in², 1 cm², 100,000,000 µm²) + |
family | Duron + |
first announced | October 17, 2000 + |
first launched | October 17, 2000 + |
full page name | amd/duron/d800aut1b + |
has feature | Halt State + and Sleep State + |
has locked clock multiplier | true + |
instance of | microprocessor + |
l1d$ description | 2-way set associative + |
l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l1i$ description | 2-way set associative + |
l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l2$ description | 16-way set associative + |
l2$ size | 0.0625 MiB (64 KiB, 65,536 B, 6.103516e-5 GiB) + |
ldate | October 17, 2000 + |
main image | + |
manufacturer | AMD + |
market segment | Desktop + |
max case temperature | 363.15 K (90 °C, 194 °F, 653.67 °R) + |
max cpu count | 1 + |
max memory | 4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) + |
max storage temperature | 373.15 K (100 °C, 212 °F, 671.67 °R) + |
microarchitecture | K7 + |
min case temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
min storage temperature | 233.15 K (-40 °C, -40 °F, 419.67 °R) + |
model number | Duron 800 + |
name | Duron 800 + |
part number | D800AUT1B + and D0800AUT1B + |
process | 180 nm (0.18 μm, 1.8e-4 mm) + |
series | Duron Desktop + |
smp max ways | 1 + |
tdp | 35.4 W (35,400 mW, 0.0475 hp, 0.0354 kW) + |
technology | CMOS + |
thread count | 1 + |
transistor count | 25,000,000 + |
word size | 32 bit (4 octets, 8 nibbles) + |