From WikiChip
Editing amd/cores/summit ridge
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
{{amd title|Summit Ridge|core}} | {{amd title|Summit Ridge|core}} | ||
{{core | {{core | ||
− | |name=Summit Ridge | + | | name = Summit Ridge |
− | |image= | + | | image = |
− | |developer=AMD | + | | image size = |
− | |manufacturer=GlobalFoundries | + | | image 2 = |
− | |first announced=December 13, 2016 | + | | image 2 size = |
− | |first launched=February 22, 2017 | + | | developer = AMD |
− | |isa=x86-64 | + | | manufacturer = GlobalFoundries |
− | |microarch=Zen | + | | first announced = December 13, 2016 |
− | |word=64 bit | + | | first launched = February 22, 2017 |
− | |proc=14 nm | + | | isa = x86-64 |
− | |tech=CMOS | + | | microarch = Zen |
− | |clock min=3,000 MHz | + | | word = 64 bit |
− | |clock max=3,600 MHz | + | | proc = 14 nm |
− | |successor=Pinnacle Ridge | + | | tech = CMOS |
− | |successor link=amd/cores/ | + | | clock min = 3,000 MHz |
− | + | | clock max = 3,600 MHz | |
+ | | package = µOPGA-1331 | ||
+ | | socket = Socket AM4 | ||
+ | |||
+ | | succession = Yes | ||
+ | | predecessor = | ||
+ | | predecessor link = | ||
+ | | successor = Pinnacle Ridge | ||
+ | | successor link = amd/cores/summit_ridge | ||
}} | }} | ||
− | '''Summit Ridge''' ('''SR''') is | + | '''Summit Ridge''' ('''SR''') is the name of the core for [[AMD]]'s high-end desktop (HEDT) microprocessor line based on the {{amd|Zen|l=arch}} microarchitecture. Summit Ridge processors are fabricated on GlobalFoundries [[14 nm process]]. |
== Overview == | == Overview == | ||
− | Summit Ridge | + | Summit Ridge are actually a complete [[system on a chip]] with both the [[northbridge]] and [[southbridge]] on-die. Summit Ridge chips offer 16 PCIe lanes (generally for the GPU) along with an [[NVMe]] controller and an additional 4 [[PCIe]] lanes for I/O along with [[SATA]] and [[USB 3.0]] links. However, AMD sells those chips along with the {{amd|Socket AM4|Socket AM4 chipset}} which provides support for additional resources (i.e., more PCIe lanes and USB ports). |
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− |
Facts about "Summit Ridge - Cores - AMD"
designer | AMD + |
first announced | December 13, 2016 + |
first launched | February 22, 2017 + |
instance of | core + |
isa | x86-64 + |
main image | ![]() |
manufacturer | GlobalFoundries + |
microarchitecture | Zen + |
name | Summit Ridge + |
package | OPGA-1331 + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
socket | Socket AM4 + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |