From WikiChip
Editing amd/cores/raven ridge
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 5: | Line 5: | ||
|developer=AMD | |developer=AMD | ||
|manufacturer=GlobalFoundries | |manufacturer=GlobalFoundries | ||
− | |first announced= | + | |first announced=October 26, 2017 |
|first launched=October 26, 2017 | |first launched=October 26, 2017 | ||
|isa=x86-64 | |isa=x86-64 | ||
Line 13: | Line 13: | ||
|proc=14 nm | |proc=14 nm | ||
|tech=CMOS | |tech=CMOS | ||
− | |||
− | |||
|predecessor=Bristol Ridge | |predecessor=Bristol Ridge | ||
|predecessor link=amd/cores/bristol ridge | |predecessor link=amd/cores/bristol ridge | ||
− | |||
− | |||
}} | }} | ||
− | '''Raven Ridge''' is | + | '''Raven Ridge''' ('''RR''') is the name of the core for [[AMD]]'s mainstream mobile APUs line based on the {{amd|Zen|l=arch}} CPU and {{amd|Vega|l=arch}} GPU microarchitectures succeeding {{\\|Bristol Ridge}}. Raven Ridge processors are fabricated on GlobalFoundries [[14 nm process]] and incorporate [[four cores]]. |
== Overview == | == Overview == | ||
Line 27: | Line 23: | ||
=== Common Features === | === Common Features === | ||
All Raven Ridge processors have the following: | All Raven Ridge processors have the following: | ||
− | * | + | * Dual-channel Memory |
− | ** Up to DDR4 2400 | + | ** Up to DDR4-2400 |
− | * | + | ** Up to ? [[GiB]] |
− | * [[4 cores]] / | + | * [[4 cores]] / 8 threads |
* 15 W TDP with configurable TDP-down/up | * 15 W TDP with configurable TDP-down/up | ||
* Everything up to {{x86||AVX2}} (i.e., {{x86|SMM}}, {{x86|FPU}}, {{x86|NX}}, {{x86|MMX}}, {{x86|SSE}}, {{x86|SSE2}}, {{x86|SSE3}}, {{x86|SSSE3}}, {{x86|SSE4.1}}, {{x86|SSE4.2}}, {{x86|AES}}, {{x86|AVX}}, {{x86|FMA3}}, and {{x86|AVX2}}), and {{x86|SHA}} | * Everything up to {{x86||AVX2}} (i.e., {{x86|SMM}}, {{x86|FPU}}, {{x86|NX}}, {{x86|MMX}}, {{x86|SSE}}, {{x86|SSE2}}, {{x86|SSE3}}, {{x86|SSSE3}}, {{x86|SSE4.1}}, {{x86|SSE4.2}}, {{x86|AES}}, {{x86|AVX}}, {{x86|FMA3}}, and {{x86|AVX2}}), and {{x86|SHA}} | ||
* {{amd|Precision Boost 2}}, 2-way [[SMT]], {{amd|mXFR}} | * {{amd|Precision Boost 2}}, 2-way [[SMT]], {{amd|mXFR}} | ||
* Graphics | * Graphics | ||
− | ** {{amd|Radeon Vega 8}} / {{amd|Radeon | + | ** {{amd|Radeon Vega 8}} / {{amd|Radeon Vega 10}} ({{amd|Vega|l=arch}}) |
** Up to 1.3 GHz | ** Up to 1.3 GHz | ||
Line 47: | Line 43: | ||
--> | --> | ||
{{comp table start}} | {{comp table start}} | ||
− | <table class="comptable sortable | + | <table class="comptable sortable tc4"> |
− | {{comp table header|main| | + | {{comp table header|main|10:List of Raven Ridge-based Processors}} |
− | {{comp table header|main| | + | {{comp table header|main|8:Main processor|2:GPU}} |
− | {{comp table header|cols|Family|Price|Launched|Cores|Threads | + | {{comp table header|cols|Family|Price|Process|Launched|Cores|Threads|%Frequency|%Turbo|Name|%Frequency}} |
{{#ask: [[Category:microprocessor models by amd]] [[core name::Raven Ridge]] | {{#ask: [[Category:microprocessor models by amd]] [[core name::Raven Ridge]] | ||
|?full page name | |?full page name | ||
Line 56: | Line 52: | ||
|?microprocessor family | |?microprocessor family | ||
|?release price | |?release price | ||
+ | |?process | ||
|?first launched | |?first launched | ||
|?core count | |?core count | ||
|?thread count | |?thread count | ||
− | |||
|?base frequency#GHz | |?base frequency#GHz | ||
|?turbo frequency (1 core)#GHz | |?turbo frequency (1 core)#GHz | ||
|?tdp | |?tdp | ||
+ | |?max memory#GiB | ||
|?integrated gpu | |?integrated gpu | ||
− | |?integrated gpu | + | |?integrated gpu base frequency |
|format=template | |format=template | ||
|template=proc table 3 | |template=proc table 3 | ||
− | |userparam= | + | |userparam=12 |
|mainlabel=- | |mainlabel=- | ||
}} | }} |
Facts about "Raven Ridge - Cores - AMD"
designer | AMD + |
first announced | May 30, 2017 + |
first launched | October 26, 2017 + |
instance of | core + |
isa | x86-64 + |
isa family | x86 + |
manufacturer | GlobalFoundries + |
microarchitecture | Zen + |
name | Raven Ridge + |
package | OPGA-1331 + and FP5 + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
socket | Socket AM4 + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |