From WikiChip
Editing amd/cores/pinnacle ridge

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 1: Line 1:
 
{{amd title|Pinnacle Ridge|core}}
 
{{amd title|Pinnacle Ridge|core}}
 
{{core
 
{{core
−
|name=Pinnacle Ridge
+
| name             = Pinnacle Ridge
−
|no image=Yes
+
| image             =
−
|developer=AMD
+
| image size        =
−
|manufacturer=GlobalFoundries
+
| image 2          =
−
|first announced=March, 2018
+
| image 2 size      =  
−
|first launched=April 19, 2018
+
| developer         = AMD
−
|isa=x86-64
+
| manufacturer     = GlobalFoundries
−
|isa family=x86
+
| first announced   =
−
|microarch=Zen+
+
| first launched   =  
−
|word=64 bit
+
| isa               = x86-64
−
|proc=12 nm
+
| microarch         = Zen
−
|tech=CMOS
+
| word             = 64 bit
−
|clock min=3,200 MHz
+
| proc             = 14 nm
−
|clock max=3,700 MHz
+
| tech             = CMOS
−
|package name 1=amd,socket am4
+
| clock min         =  
−
|predecessor=Summit Ridge
+
| clock max         =  
−
|predecessor link=amd/cores/summit ridge
+
| package           = µOPGA-1331
−
|successor=Matisse
+
| socket           = Socket AM4
−
|successor link=amd/cores/matisse
+
 
 +
| succession      = Yes
 +
| predecessor     = Summit Ridge
 +
| predecessor link = amd/cores/summit ridge
 +
| successor       =  
 +
| successor link   =  
 
}}
 
}}
−
'''Pinnacle Ridge''' is codename for [[AMD]]'s mainstream through high-end desktop (HEDT) microprocessor line based on the {{amd|Zen+|l=arch}} microarchitecture serving as a successor to {{amd|Summit Ridge|l=core}}. Pinnacle Ridge processors are fabricated on GlobalFoundries [[12 nm process]] and introduces a number of enhancements over its predecessor.
+
'''Pinnacle Ridge''' is the name of the core for [[AMD]]'s high-end desktop (HEDT) microprocessor line based on the {{amd|Zen 2|l=arch}} microarchitecture serving as a successor to the {{amd|Summit Ridge|l=core}} core. Pinnacle Ridge processors are fabricated on GlobalFoundries [[14 nm process]].
  
 
== Overview ==
 
== Overview ==
−
Pinnacle Ridge processors are a refresh of {{\\|Summit Ridge}}, fabricated on an enhanced process in order to provide a modest frequency bump. Those processors are a complete [[system on a chip]] with both the [[northbridge]] and [[southbridge]] on-die. Pinnacle Ridge chips offer 16 PCIe lanes (generally for the GPU) along with four additional 4 [[PCIe]] lanes for [[SATA]] and four [[USB 3.0]] links. Those processors use {{amd|Socket AM4}} and can be extended in functionality with the {{amd|Socket AM4|Socket AM4 chipset}} which provides support for additional resources (i.e., more PCIe lanes and USB ports).
+
{{empty section}}
  
 
=== Common Features ===
 
=== Common Features ===
 
All Pinnacle Ridge processors have the following:
 
All Pinnacle Ridge processors have the following:
−
* Dual-channel Memory
 
−
** Up to DDR4-2933
 
−
** Up to 64 [[GiB]]
 
−
* Up to [[8 cores]] / 16 threads
 
−
* 65 W / 95 / 105 W
 
−
* Everything up to {{x86||AVX2}} (i.e., {{x86|SMM}}, {{x86|FPU}}, {{x86|NX}}, {{x86|MMX}}, {{x86|SSE}}, {{x86|SSE2}}, {{x86|SSE3}}, {{x86|SSSE3}}, {{x86|SSE4.1}}, {{x86|SSE4.2}}, {{x86|AES}}, {{x86|AVX}}, {{x86|FMA3}}, and {{x86|AVX2}}), and {{x86|SHA}}
 
−
* {{amd|Precision Boost 2}}, {{amd|SMEP}}, 2-way [[SMT]], {{amd|AMD-Vi}}, {{amd|XFR 2}}
 
  
−
== Pinnacle Ridge Processors ==
+
{{empty section}}
 +
 
 +
== Summit Ridge Processors ==
 
<!-- NOTE:  
 
<!-- NOTE:  
 
           This table is generated automatically from the data in the actual articles.
 
           This table is generated automatically from the data in the actual articles.
Line 46: Line 46:
  
 
{{comp table start}}
 
{{comp table start}}
−
<table class="comptable sortable tc5 tc6 tc10 tc11">
+
<table class="comptable sortable tc12 tc13">
−
{{comp table header|main|10:List of Pinnacle Ridge Processors}}
+
<tr class="comptable-header"><th>&nbsp;</th><th colspan="12">List of Pinnacle Ridge Processors</th></tr>
−
{{comp table header|main|9:Main Processor|1:Features}}
+
<tr class="comptable-header"><th>&nbsp;</th><th colspan="10">Processor</th><th colspan="2">Features</th></tr>
−
{{comp table header|cols|Family|Price|Launched|Cores|Threads|L3$|Frequency|Turbo|TDP|{{x86|TSME}}}}
+
{{comp table header 1|cols=Family, Price, Process, Launched, C, T, Freq, Turbo, TDP, Max Mem, AMD-V, XFR}}
 
{{#ask: [[Category:microprocessor models by amd]] [[instance of::microprocessor]] [[core name::Pinnacle Ridge]]
 
{{#ask: [[Category:microprocessor models by amd]] [[instance of::microprocessor]] [[core name::Pinnacle Ridge]]
 
  |?full page name
 
  |?full page name
Line 55: Line 55:
 
  |?microprocessor family
 
  |?microprocessor family
 
  |?release price
 
  |?release price
 +
|?process
 
  |?first launched
 
  |?first launched
 
  |?core count
 
  |?core count
 
  |?thread count
 
  |?thread count
−
|?l3$ size
 
 
  |?base frequency#GHz
 
  |?base frequency#GHz
−
  |?turbo frequency#GHz
+
  |?turbo frequency (1 core)#GHz
 
  |?tdp
 
  |?tdp
−
  |?has amd transparent secure memory encryption technology
+
|?max memory#GiB
 +
  |?has amd amd-vi technology
 +
|?has amd extended frequency range
 
  |format=template
 
  |format=template
 
  |template=proc table 3
 
  |template=proc table 3
−
  |userparam=12:12
+
  |userparam=14:13
 
  |mainlabel=-
 
  |mainlabel=-
 
}}
 
}}
Line 73: Line 75:
  
 
== See also ==
 
== See also ==
−
{{amd zen+ core see also}}
+
* {{amd|Zen 2|l=arch}}
 +
* {{amd|Zen|l=arch}}
 +
* {{intel|Cannonlake|l=arch}}
 +
* {{intel|Cannonlake X|l=core}}

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)

Templates used on this page:

Retrieved from "https://en.wikichip.org/wiki/amd/cores/pinnacle_ridge"
Facts about "Pinnacle Ridge - Cores - AMD"
RDF feed
designerAMD +
first announcedMarch 2018 +
first launchedApril 19, 2018 +
instance ofcore +
isax86-64 +
isa familyx86 +
manufacturerGlobalFoundries +
microarchitectureZen+ +
namePinnacle Ridge +
packageOPGA-1331 +
process12 nm (0.012 μm, 1.2e-5 mm) +
socketSocket AM4 +
technologyCMOS +
word size64 bit (8 octets, 16 nibbles) +