From WikiChip
Editing amd/cores/naples
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
{{amd title|Naples|core}} | {{amd title|Naples|core}} | ||
{{core | {{core | ||
− | |name=Naples | + | | name = Naples |
− | |image=amd naples | + | | image = amd naples.png |
− | | | + | | image size = |
− | | | + | | image 2 = |
− | |developer=AMD | + | | image 2 size = |
− | |manufacturer=GlobalFoundries | + | | developer = AMD |
− | |first announced=March 7, 2017 | + | | manufacturer = GlobalFoundries |
− | |first launched=June 20, 2017 | + | | first announced = March 7, 2017 |
− | |isa=x86-64 | + | | first launched = June 20, 2017 |
− | |microarch=Zen | + | | isa = x86-64 |
− | |word=64 bit | + | | microarch = Zen |
− | |proc=14 nm | + | | word = 64 bit |
− | |tech=CMOS | + | | proc = 14 nm |
− | |clock min= | + | | tech = CMOS |
− | |clock max= | + | | clock min = |
− | |package | + | | clock max = |
− | |successor=Rome | + | | package = FCLGA-4094 |
− | |successor link=amd/cores/rome | + | | socket = Socket SP3 |
+ | |||
+ | | succession = Yes | ||
+ | | predecessor = | ||
+ | | predecessor link = | ||
+ | | successor = Rome | ||
+ | | successor link = amd/cores/rome | ||
}} | }} | ||
− | '''Naples''' is | + | '''Naples''' is the name of the cores for [[AMD]]'s highest-performance enterprise-level server [[multiprocessors]] based on the {{amd|Zen|l=arch}} microarchitecture. Naples processors support up [[32 cores]] and are fabricated on GlobalFoundries' [[14 nm process]]. Naples-based processors are branded as {{amd|EPYC}}. |
== Overview == | == Overview == | ||
[[File:amd naples 2 sock.jpg|right|thumb]] | [[File:amd naples 2 sock.jpg|right|thumb]] | ||
− | AMD Naples [[system on chips]] are a series of high-performance [[multiprocessors]] designed by [[AMD]] based on their {{amd|Zen|l=arch}} microarchitecture. Naples SoCs support both single and 2-way multiprocessing with up to a maximum of 32 cores (and 64 threads) per processor for a total of up to 64 cores (and 128 threads) for a 2-way MP system. Those SoCs sports 128 PCIe lanes each, however | + | AMD Naples [[system on chips]] are a series of high-performance [[multiprocessors]] designed by [[AMD]] based on their {{amd|Zen|l=arch}} microarchitecture. Naples SoCs support both single and 2-way multiprocessing with up to a maximum of 32 cores (and 64 threads) per processor for a total of up to 64 cores (and 128 threads) for a 2-way MP system. Those SoCs sports 128 PCIe lanes each, however half of them are lost when in 2-way MP (leaving the system with the same overall lanes count as a single socket solution). Communication between the two chips is done via AMD's {{amd|Infinity Fabric}} protocol over the 64 [[PCIe]] reserved lanes. |
=== Common Features === | === Common Features === | ||
Line 41: | Line 47: | ||
created and tagged accordingly. | created and tagged accordingly. | ||
− | Missing a chip? please dump its name here: | + | Missing a chip? please dump its name here: http://en.wikichip.org/wiki/WikiChip:wanted_chips |
--> | --> | ||
+ | |||
{{comp table start}} | {{comp table start}} | ||
<table class="comptable sortable tc5 tc6"> | <table class="comptable sortable tc5 tc6"> | ||
− | + | <tr class="comptable-header"><th> </th><th colspan="12">List of Naples Processors</th></tr> | |
− | {{comp table header|cols | + | <tr class="comptable-header"><th> </th><th colspan="10">Processor</th></tr> |
− | {{#ask: [[Category:microprocessor models by amd]] [[core name::Naples]] | + | {{comp table header 1|cols=Family, Price, Launched, Cores, Threads, Frequency, Turbo, TDP}} |
+ | {{#ask: [[Category:microprocessor models by amd]] [[instance of::microprocessor]] [[microprocessor family::EPYC]] [[core name::Naples]] | ||
|?full page name | |?full page name | ||
|?model number | |?model number | ||
Line 55: | Line 63: | ||
|?core count | |?core count | ||
|?thread count | |?thread count | ||
− | |||
− | |||
− | |||
|?base frequency#GHz | |?base frequency#GHz | ||
|?turbo frequency (1 core)#GHz | |?turbo frequency (1 core)#GHz | ||
+ | |?tdp | ||
|format=template | |format=template | ||
|template=proc table 3 | |template=proc table 3 | ||
− | |userparam= | + | |userparam=10 |
|mainlabel=- | |mainlabel=- | ||
|valuesep=, | |valuesep=, | ||
}} | }} | ||
− | {{comp table count|ask=[[Category:microprocessor models by amd]] [[core name::Naples]]}} | + | {{comp table count|ask=[[Category:microprocessor models by amd]] [[instance of::microprocessor]] [[microprocessor family::EPYC]] [[core name::Naples]]}} |
</table> | </table> | ||
{{comp table end}} | {{comp table end}} |
Facts about "Naples - Cores - AMD"
back image | + |
designer | AMD + |
first announced | March 7, 2017 + |
first launched | June 20, 2017 + |
instance of | core + |
isa | x86-64 + |
main image | + |
main image caption | Package, front + |
manufacturer | GlobalFoundries + |
microarchitecture | Zen + |
name | Naples + |
package | FCLGA-4094 + and SP3 + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
socket | LGA-4094 + and SP3 + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |