Editing acorn/microarchitectures/arm1

{{armh title|ARM1|arch}}
{{microarchitecture
|atype=CPU
|name=ARM1
|designer=ARM Holdings
|manufacturer=VLSI Technology
|introduction=1985
|process=3 µm
|cores=1
|type=Scalar
|type 2=Pipelined
|stages=3
|decode=1-way
|isa=ARMv1
|l1i=0 KiB
|l1i per=Core
|l1d=0 KiB
|l1d per=Core
|successor=ARM2
|successor link=arm holdings/microarchitectures/arm2
|pipeline=<!-- yes for following options -->
|OoOE=<!-- Yes or No only -->
|inst=Yes
|cache=Yes
|succession=Yes
}}
'''ARM1''' was the first [[ARM]] microarchitecture implemented by [[ARM Holdings]] (then [[Acorn Computers]]) as a research and development project for the BBC Computer Literacy Project. ARM1 was introduced in [[1985]] and was extended to be used as a [[coprocessor]] in the Acorn's [[BBC Micro]] microcomputers. ARM1 was distributed as an evaluation system and was never commercialized.

== History ==
{{main|arm/history|l1=ARM's History}}
The '''ARM1''' (Acorn [[RISC]] Machine 1) is Acorn Computers' first microprocessor design. The ARM1 was the initial result of the ''Advanced Research and Development'' division Acorn Computers formed in order to advance the development of their own [[RISC]] processor. The ARM instruction set design started in 1983. A reference model was written in [[BBC BASIC]] by [[Sophie Wilson]] and [[Steve Furber]] in just 808 lines of code. On April 26 1985, after 6 man-years of design effort, the first ARM processor prototype was delivered. The first batch of prototypes were functional and were shipped to customers in the form of evaluation systems. At that time the ARM1 was the simplest RISC processor produced.

The first prototype tested worked on the first try, this was despite the ammeter reading no power. The prototype test board designed was faulty with a short. The chip was entirely running off the leakage from the I/Os. Designed to run at 1 W, the chip averaged under 100 mW typical power.

== Process Technology ==
{{see also|3 µm process}}
ARM1 chips were manufactured by [[VLSI Technology]] on a [[3 µm]] double-level metal [[CMOS]] process.

== Architecture ==
The ARM1 is based on the {{arm|ARMv1}} [[ISA]] which is an entirely clean-sheet {{arch|32}} RISC design.
=== Overview ===
* [[3 µm process]]
* Implements {{armh|ARMv1}}
* Goal 1.5x performance of the {{decc|VAX 11/780}}
* 26-bit address space
* Pipeline
** ''Very simple''
** 3-stage
** No hardware multiplication
** 25 {{arch|32}} registers
*** 16 For user
*** 9 For supervisor
** 4 Modes
*** User, Supervisor, IRQ, FIQ

=== Block Diagram ===
==== Core ====
[[File:arm1 block diagram.svg]]

== Core ==
The ARM1 is an extremely simple 32-bit single-chip [[RISC]] microprocessor implementation with a number of [[CISC]] features.
=== Pipeline ===
The ARM1 utilizes a [[pipelining]] technique in order to improve performance and efficiency. The ARM1's pipeline consists of 3 states (although some instructions may take as much as 5 cycles): 


: [[File:arm1 pipeline.svg|800px]]


The ARM1 operates on a guaranteed non-overlapping [[two-phase clock]] which allowed for [[level-triggered]] transfer instead of [[edge-triggering]]. The two clock phases are not generated on-die but come from an external [[oscillator]]. A complete cycle on the ARM1 is therefore Φ1 + Φ2.

==== Fetch ====
[[File:arm1 pc.svg|right|200px]]
The Instruction Pipe is a functional block that holds awaiting instructions until execution, it therefore holds a number of instruction sufficient to ensure instructions are always executing at all cycles on all stages.

The [[program counter]] on the ARM1 always points to the instruction being fetched.  That is, with every instruction being exactly 4 [[bytes]], the currently executing instruction is always <code>PC - 8</code>. During the fetch stage, the address specified by the address register gets sent through the address pins and is fetched from memory.

In conjunction with the address register is a dedicated incrementer which calculates the next address. The actual address for the next instruction will usually come from that incrementer. However, occasionally, the next instruction may also come from the [[ALU]] instead. On very rare occasions, the next instruction value can be forced to an exception. When the instruction is coming from the incrementer, the ARM1 will assert this fact on the <code>SEQ</code> pin, allowing the external memory controller to know that the next instruction will in fact be +4 the current instruction, allowing it to determine if an address translation is necessary and prepare ahead. This is done to improve performance because it can make use of [[Page-Mode DRAM]], allowing for more efficient consecutive memory reads.

==== Decode ====
On the second cycle of each instruction, the decode occurs. At this stage the instruction is decoded and the appropriate control signals are generated. The ARM1 implements the decoding in a number of separate units:

* Instruction Decode, performs the top-level decoding
* Register Decode, decodes the register selection field
* ALU Decode, decodes the ALU operation
* Shift Decode, decodes the [[barrel shifter]] controls 

The Register Decode handles the register selection for both read ports and the write port.

==== Execute ====
[[File:arm1 register file.svg|right|250px]]
The ARM1 has a [[physical register file]] of 25 {{arch|32}} registers (same as the [[architectural register file]]). Register 15 ({{arm|R15}}) is the [[Program Counter]]. 16 of the registers are visible to the user with the reminder only being accessible while in supervisor mode. The register file has two read ports for the operands heading to the ALU and a single write port for the ALU write-back value. Additionally there is a dedicated {{arm|R15}} read and write port.

Each cycle two values are operated on. During clock phase 1 (''Φ1'') the values are fetched from the appropriate sources into the ALU for execution and during clock phase 2 (''Φ2''), the 32-bit ALU output is stored onto the Register File write port.

For a typical [[register-register]] operation, the first operand is fetched from the register file on Port 0 directly to the ALU while the second operand is fetched from the register file on Port 1 and through the barrel shifter to the ALU. For a [[register-immediate]] operation, the first operand is fetched from the register file on Port 0 directly to the ALU while the second operand is fetched from the instruction.

<div style="display: inline-block; padding-left: 10px; float: left;">
<div style="float: left; margin: 10px;">'''Register-Register:'''<br>[[File:arm1 reg reg.svg|300px]]</div>
<div style="float: left; margin: 10px;">'''Register-Immediate:'''<br>[[File:arm1 reg imm.svg|300px]]</div></div>

{{clear}}
===== Multi-Cycle Instruction =====
[[File:arm1 multi-cycle.svg|left|400px]]
A number of ARM instructions cannot be implemented in a single cycle given the limited resources of the ARM1 (i.e., a single ALU and a single shifter). Instructions such as a store {{arm|STR}} (store register) requires calculating the effective address before it can store the data. To solve this problem, the ARM1 effectively runs the same instruction through the execute stage two to three times - in the first execute cycle is used to compute the address while the second execute stage the data store.


For example, in the case of a <code>STR R2, [R3, #4]</code>, in the first execute cycle the processor will perform <code>Address = R3 + 4</code>. ARM1 will then run another execute stage for this instruction. In the second cycle, ARM1 will generate a <code>DOUT = R2</code> at the address generate previously and assert the appropriate pins to indicate this is a write.

<table style="border-spacing: 10px; border: 1px solid black; text-align: center;" class="wikitable">
<tr><th><code>ADD</code></th><td>''Fetch''</td><td>''Decode''</td><td>''Execute''</td></tr>
<tr><th><code>STR</code></th><td>&nbsp;</td><td>''Fetch''</td><td>''Decode''</td><td>''Address<br>Calculate''</td><td>''Data<br>Store''</td></tr>
<tr><th><code>ADD</code></th><td>&nbsp;</td><td>&nbsp;</td><td>''Fetch''</td><td>&nbsp;</td><td>''Decode''</td><td>''Execute''</td></tr>
<tr><th><code>ADD</code></th><td>&nbsp;</td><td>&nbsp;</td><td>&nbsp;</td><td>''Fetch''</td><td>&nbsp;</td><td>''Decode''</td><td>''Execute''</td></tr>
<tr><th><code>ADD</code></th><td>&nbsp;</td><td>&nbsp;</td><td>&nbsp;</td><td>&nbsp;</td><td>&nbsp;</td><td>''Fetch''</td><td>''Decode''</td><td>''Execute''</td></tr>
</table>

{{clear}}

== Die Shot ==
* [[3 µm process]]
* 24,800 [[transistors]]
* ~6,000 [[gates]]
* ~7 mm x 7mm
* 50 mm² die size
* PLCC-82 (Plastic leaded chip carrier)
** 74 signal pins
** 8 power/ground pins


: [[File:arm1 die shot.png|800px]]


: [[File:arm1 die shot (annotated).png|800px]]

== All ARM1 Chips ==
{{empty section}}

== References ==
* ARM hardware reference manual, ARM Evaluation System, Acorn OEM Products, August 1986
* Furber, S. B., and A. R. P. Thomas. "ARM3—a study in design for compatibility." Microprocessors and Microsystems 14.6 (1990): 407-415.

== Documents ==
{{empty section}}
codename	ARM1 +
core count	1 +
designer	Acorn Computers +
first launched	1985 +
full page name	acorn/microarchitectures/arm1 +
instance of	microarchitecture +
instruction set architecture	ARMv1 +
manufacturer	VLSI Technology +
microarchitecture type	CPU +
name	ARM1 +
pipeline stages	3 +
process	3,000 nm (3 μm, 0.003 mm) +