From WikiChip
Editing arm holdings/microarchitectures/neoverse n2 (section)

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)
Retrieved from "https://en.wikichip.org/wiki/arm_holdings/microarchitectures/neoverse_n2"
Facts about "Neoverse N2 - Microarchitectures - ARM"
RDF feed
codenameNeoverse N2 +
core count4 +, 8 +, 16 +, 32 +, 64 +, 96 + and 128 +
designerARM Holdings +
first launchedSeptember 22, 2020 +
full page namearm holdings/microarchitectures/neoverse n2 +
instance ofmicroarchitecture +
instruction set architectureARMv9.0-A +
manufacturerTSMC +
microarchitecture typeCPU +
nameNeoverse N2 +
pipeline stages13 +
process7 nm (0.007 μm, 7.0e-6 mm) +