-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Editing cmu/piperench (section)
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Retrieved from "https://en.wikichip.org/wiki/cmu/piperench"
Facts about "PipeRench - Carnegie Mellon"
base frequency | 120 MHz (0.12 GHz, 120,000 kHz) + |
bus speed | 60 MHz (0.06 GHz, 60,000 kHz) + |
clock multiplier | 2 + |
designer | Carnegie Mellon University + |
die area | 49 mm² (0.076 in², 0.49 cm², 49,000,000 µm²) + |
first announced | April 2000 + |
first launched | 2002 + |
full page name | cmu/piperench + |
instance of | microprocessor + |
ldate | 2002 + |
main image | + |
main image caption | Logo + |
name | PipeRench + |
power dissipation | 4 W (4,000 mW, 0.00536 hp, 0.004 kW) + |
process | 180 nm (0.18 μm, 1.8e-4 mm) + |
technology | CMOS + |
transistor count | 3,650,000 + |