From WikiChip
Editing xiaomi/surge/s1 (section)
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Facts about "Surge S1 - Xiaomi"
base frequency | 1,400 MHz (1.4 GHz, 1,400,000 kHz) + and 2,200 MHz (2.2 GHz, 2,200,000 kHz) + |
bus type | AXI + |
core count | 8 + |
core name | Cortex-A53 + |
designer | Xiaomi + and ARM Holdings + |
family | Surge + |
first announced | February 28, 2017 + |
full page name | xiaomi/surge/s1 + |
has ecc memory support | false + |
instance of | microprocessor + |
integrated gpu | Mali-T860 + |
integrated gpu base frequency | 800 MHz (0.8 GHz, 800,000 KHz) + |
integrated gpu designer | ARM Holdings + |
integrated gpu execution units | 4 + |
isa | ARMv8 + |
isa family | ARM + |
ldate | 3000 + |
manufacturer | TSMC + |
market segment | Mobile + |
max memory bandwidth | 13.91 GiB/s (14,243.84 MiB/s, 14.936 GB/s, 14,935.749 MB/s, 0.0136 TiB/s, 0.0149 TB/s) + |
max memory channels | 2 + |
microarchitecture | Cortex-A53 + |
model number | S1 + |
name | Xiaomi Surge S1 + |
process | 28 nm (0.028 μm, 2.8e-5 mm) + |
supported memory type | LPDDR3-1866 + |
technology | CMOS + |
thread count | 8 + |
used by | Xiaomi Mi 5C, Cubepilot HereLink + |