From WikiChip
Editing amd/epyc/7f72 (section)
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Facts about "EPYC 7F72 - AMD"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | EPYC 7F72 - AMD#pcie + |
base frequency | 3,200 MHz (3.2 GHz, 3,200,000 kHz) + |
clock multiplier | 32 + |
core count | 24 + |
core family | 23 + |
core name | Rome + |
designer | AMD + |
die count | 7 + |
family | EPYC + |
first announced | April 14, 2020 + |
first launched | April 14, 2020 + |
full page name | amd/epyc/7f72 + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has amd amd-v technology | true + |
has amd amd-vi technology | true + |
has amd precision boost 2 | true + |
has amd secure encrypted virtualization technology | true + |
has amd secure memory encryption technology | true + |
has amd sensemi technology | true + |
has amd transparent secure memory encryption technology | true + |
has ecc memory support | true + |
has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, SenseMI Technology + and Precision Boost 2 + |
has locked clock multiplier | true + |
has simultaneous multithreading | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
is multi-chip package | true + |
isa | x86-64 + |
isa family | x86 + |
l1$ size | 1,536 KiB (1,572,864 B, 1.5 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 768 KiB (786,432 B, 0.75 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 768 KiB (786,432 B, 0.75 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 12 MiB (12,288 KiB, 12,582,912 B, 0.0117 GiB) + |
l3$ size | 192 MiB (196,608 KiB, 201,326,592 B, 0.188 GiB) + |
ldate | April 14, 2020 + |
manufacturer | TSMC + and GlobalFoundries + |
market segment | Server + |
max cpu count | 2 + |
max memory | 4,194,304 MiB (4,294,967,296 KiB, 4,398,046,511,104 B, 4,096 GiB, 4 TiB) + |
max memory bandwidth | 190.7 GiB/s (195,276.8 MiB/s, 204.763 GB/s, 204,762.566 MB/s, 0.186 TiB/s, 0.205 TB/s) + |
max memory channels | 8 + |
microarchitecture | Zen 2 + |
model number | 7F72 + |
name | EPYC 7F72 + |
package | FCLGA-4094 + and SP3 + |
part number | 100-000000141 + and 100-000000141WOF + |
part of | Frequency-optimized SKUs + |
process | 7 nm (0.007 μm, 7.0e-6 mm) + and 14 nm (0.014 μm, 1.4e-5 mm) + |
release price | $ 2,450.00 (€ 2,205.00, £ 1,984.50, ¥ 253,158.50) + |
release price (tray) | $ 2,450.00 (€ 2,205.00, £ 1,984.50, ¥ 253,158.50) + |
series | 7002 + |
smp max ways | 2 + |
socket | LGA-4094 + and SP3 + |
supported memory type | DDR4-3200 + |
tdp | 240 W (240,000 mW, 0.322 hp, 0.24 kW) + |
technology | CMOS + |
thread count | 48 + |
turbo frequency | 3,700 MHz (3.7 GHz, 3,700,000 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |