-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Editing xiaomi/surge/s2 (section)
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Retrieved from "https://en.wikichip.org/wiki/xiaomi/surge/s2"
Facts about "Surge S2 - Xiaomi"
bus type | AXI + |
core count | 8 + |
core name | Cortex-A53 + and Cortex-A73 + |
designer | Xiaomi + and ARM Holdings + |
family | Surge + |
first announced | February 28, 2017 + |
full page name | xiaomi/surge/s2 + |
instance of | microprocessor + |
integrated gpu | Mali-G71 + |
integrated gpu base frequency | 900 MHz (0.9 GHz, 900,000 KHz) + |
integrated gpu designer | ARM Holdings + |
integrated gpu execution units | 12 + |
isa | ARMv8 + |
isa family | ARM + |
ldate | 3000 + |
manufacturer | TSMC + |
market segment | Mobile + |
microarchitecture | Cortex-A53 + and Cortex-A73 + |
model number | S2 + |
name | Xiaomi Surge S2 + |
process | 10 nm (0.01 μm, 1.0e-5 mm) + |
technology | CMOS + |
thread count | 8 + |