From WikiChip
Editing fujitsu/sparc64/sparc64 xii (section)

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)

This page is a member of 1 hidden category:

Retrieved from "https://en.wikichip.org/wiki/fujitsu/sparc64/sparc64_xii"
Facts about "SPARC64 XII - Fujitsu"
RDF feed
base frequency4,250 MHz (4.25 GHz, 4,250,000 kHz) +
core count12 +
designerFujitsu +
familySPARC64 +
first announced2015 +
first launchedApril 4, 2017 +
full page namefujitsu/sparc64/sparc64 xii +
instance ofmicroprocessor +
isaSPARC V9 +
isa familySPARC +
ldateApril 4, 2017 +
main imageFile:sparc64 xii.png +
main image captionSPARC64 XII Chip +
manufacturerTSMC +
market segmentServer +
max cpu count32 +
max memory2,097,152 MiB (2,147,483,648 KiB, 2,199,023,255,552 B, 2,048 GiB, 2 TiB) +
microarchitectureSPARC64 XII +
model numberSPARC64 XII +
nameSPARC64 XII +
process20 nm (0.02 μm, 2.0e-5 mm) +
smp max ways32 +
technologyCMOS +
thread count96 +
word size64 bit (8 octets, 16 nibbles) +