From WikiChip
Editing intel/celeron/n3050
Revision as of 14:46, 13 December 2017 by ChippyBot (talk | contribs) (Bot: replacing deprecated (and now obselete) {{mpu features}} with {{x86 features}})

Warning: You are editing an out-of-date revision of this page. If you save it, any changes made since this revision will be lost.

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)
Facts about "Celeron N3050 - Intel"
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Celeron N3050 - Intel#io +
base frequency1,600 MHz (1.6 GHz, 1,600,000 kHz) +
bus typeIDI +
core count2 +
core nameBraswell +
core steppingC0 +
designerIntel +
familyCeleron +
first announcedMarch 2015 +
first launchedMarch 2015 +
full page nameintel/celeron/n3050 +
has featureintegrated gpu +, Advanced Encryption Standard Instruction Set Extension + and Enhanced SpeedStep Technology +
has intel enhanced speedstep technologytrue +
has locked clock multipliertrue +
has x86 advanced encryption standard instruction set extensiontrue +
instance ofmicroprocessor +
integrated gpuHD Graphics (Braswell) +
integrated gpu base frequency320 MHz (0.32 GHz, 320,000 KHz) +
integrated gpu max frequency600 MHz (0.6 GHz, 600,000 KHz) +
integrated gpu max memory8,192 MiB (8,388,608 KiB, 8,589,934,592 B, 8 GiB) +
isax86-64 +
isa familyx86 +
l1d$ description6-way set associative +
l1d$ size48 KiB (49,152 B, 0.0469 MiB) +
l1i$ description8-way set associative +
l1i$ size64 KiB (65,536 B, 0.0625 MiB) +
l2$ description16-way set associative +
l2$ size1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) +
l3$ descriptionNo L3$ +
l3$ size0 MiB (0 KiB, 0 B, 0 GiB) +
last orderJune 8, 2018 +
last shipmentDecember 7, 2018 +
ldateMarch 2015 +
manufacturerIntel +
market segmentMobile +
max cpu count1 +
max memory8,192 MiB (8,388,608 KiB, 8,589,934,592 B, 8 GiB, 0.00781 TiB) +
max operating temperature90 °C +
max pcie lanes4 +
microarchitectureAirmont +
min operating temperature0 °C +
model numberN3050 +
nameIntel Celeron N3050 +
part numberFH8066501715914 + and FH8066501715925 +
process14 nm (0.014 μm, 1.4e-5 mm) +
release price$ 107.00 (€ 96.30, £ 86.67, ¥ 11,056.31) +
s-specSR29H + and SR2A9 +
sdp4 W (4,000 mW, 0.00536 hp, 0.004 kW) +
seriesN3000 +
smp max ways1 +
tdp6 W (6,000 mW, 0.00805 hp, 0.006 kW) +
technologyCMOS +
thread count2 +
turbo frequency (1 core)2,160 MHz (2.16 GHz, 2,160,000 kHz) +
used byASUSPRO P2520SA +, ASUS EeeBook E202SA +, Acer Aspire ES1-531 + and ASUS TP200SA DH04T 11.6" transformer book +
word size64 bit (8 octets, 16 nibbles) +