Editing xiaomi/surge/s2

{{xiaomi title|Surge S2}}
{{mpu
| future              = Yes
| name                = Xiaomi Surge S2
| no image            = Yes
| image               = 
| image size          = 
| caption             = 
| designer            = Xiaomi
| designer 2          = ARM Holdings
| manufacturer        = TSMC
| model number        = S2
| part number         = 
| part number 2       = 
| part number 3       = 
| part number 4       = 
| market              = Mobile
| first announced     = February 28, 2017
| first launched      = 
| last order          = 
| last shipment       = 
| release price       = 

| family              = Surge
| series              = 
| locked              = 
| frequency           = 
| frequency 2         = 
| bus type            = AXI
| bus speed           = 
| bus rate            = 
| clock multiplier    = 

| isa family          = ARM
| isa                 = ARMv8
| microarch           = Cortex-A53
| microarch 2         = Cortex-A73
| platform            = 
| chipset             = 
| core name           = Cortex-A53
| core name 2         = Cortex-A73
| core family         = 
| core model          = 
| core stepping       = 
| process             = 10 nm
| transistors         = 
| technology          = CMOS
| die area            = <!-- mm² -->
| die width           = 
| die length          = 
| word size           = 
| core count          = 8
| thread count        = 8
| max cpus            = 
| max memory          = 
| max memory addr     = 

| electrical          = 
| power               = 
| v core              = 
| v core tolerance    = 
| v core min          = 
| v core max          = 
| v io                = 
| v io tolerance      = 
| v io 2              = <!-- OR ... -->
| v io 3              = 
| sdp                 = 
| tdp                 = 
| tdp typical         = 
| ctdp down           = 
| ctdp down frequency = 
| ctdp up             = 
| ctdp up frequency   = 
| temp min            = 
| temp max            = 
| tjunc min           = <!-- °C -->
| tjunc max           = 
| tcase min           = 
| tcase max           = 
| tstorage min        = 
| tstorage max        = 
| tambient min        = 
| tambient max        = 

| packaging           = 
| package 0           = 
| package 0 type      = 
| package 0 pins      = 
| package 0 pitch     = 
| package 0 width     = 
| package 0 length    = 
| package 0 height    = 
| socket 0            = 
| socket 0 type       = 
}}

'''Surge S2''' is a {{arch|64}} [[octa-core]] performance [[ARM]] system-on-chip designed by [[Xiaomi]] set to be introduced in late [[2017]]. The Surge S2 is Xiaomi flagship processor. This chip incorporates eight cores in a {{armh|big.LITTLE}} configuration with four high-performance {{armh|Cortex-A73}} cores operating at up to 2.7 GHz with another four low-power {{armh|Cortex-A53}} cores operating at 2 GHz. This processor is fabricated on TSMC's [[10 nm process]] and incorporates a {{armh|Mali-G71}} [[IGP]].


{{unknown features}}

== Graphics ==
{{integrated graphics
| gpu                 = Mali-G71
| device id           = 
| designer            = ARM Holdings
| execution units     = 12
| max displays        = 
| max memory          = 
| frequency           = 900 MHz

| output dsi          = Yes

| max res dsi         = 

| direct3d ver        = 11.2
| opencl ver          = 2
| opengl ver          = 3.2
| opengl es ver       = 3.2
| vulkan ver          = 1.0
| openvg ver          = 1.1
}}
bus type	AXI +
core count	8 +
core name	Cortex-A53 + and Cortex-A73 +
designer	Xiaomi + and ARM Holdings +
family	Surge +
first announced	February 28, 2017 +
full page name	xiaomi/surge/s2 +
instance of	microprocessor +
integrated gpu	Mali-G71 +
integrated gpu base frequency	900 MHz (0.9 GHz, 900,000 KHz) +
integrated gpu designer	ARM Holdings +
integrated gpu execution units	12 +
isa	ARMv8 +
isa family	ARM +
ldate	3000 +
manufacturer	TSMC +
market segment	Mobile +
microarchitecture	Cortex-A53 + and Cortex-A73 +
model number	S2 +
name	Xiaomi Surge S2 +
process	10 nm (0.01 μm, 1.0e-5 mm) +
technology	CMOS +
thread count	8 +