-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Editing Property:max pcie lanes
Revision as of 11:07, 31 May 2017 by At32Hz (talk | contribs) (Created page with "This is a '''has type::number''' property representing the maximum number of PCIe lanes that are directly going to the chip in context. This number '''DOES NOT''' incl...")
Warning: You are editing an out-of-date revision of this page. If you save it, any changes made since this revision will be lost.
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
This property can be extended using semantic annotations to specify a datatype (e.g. "[[Has type::Page]]") or other supporting declarations (e.g. "[[Subproperty of::dc:date]]"). For a description on how to augment this page, see the declaration of a property or the list of available data types help page.
Retrieved from "https://en.wikichip.org/wiki/Property:max_pcie_lanes"
Facts about "max pcie lanes"
Has type "Has type" is a predefined property that describes the datatype of a property and is provided by Semantic MediaWiki. | Number + |