Editing cavium/octeon/cn3630-500bg1521-exp

{{cavium title|CN3630-500 EXP}}
{{mpu
| name                = Cavium CN3630-500 EXP
| no image            = 
| image               = octeon cn38xx.png
| image size          = 
| caption             = 
| designer            = Cavium
| manufacturer        = TSMC
| model number        = CN3630-500 EXP
| part number         = CN3630-500BG1521-EXP
| part number 1       = 
| part number 2       = 
| part number 3       = 
| market              = Networking
| first announced     = August, 2005
| first launched      = August, 2005
| last order          = 
| last shipment       = 
| release price       = 

| family              = OCTEON
| series              = CN3600
| locked              = 
| frequency           = 500 MHz
| bus type            = 
| bus speed           = 
| bus rate            = 
| bus links           = 
| clock multiplier    = 

| isa family          = MIPS
| isa                 = MIPS64
| microarch           = cnMIPS
| platform            = 
| chipset             = 
| core name           = cnMIPS
| core family         = 
| core model          = 
| core stepping       = 
| process             = 130 nm
| transistors         = 
| technology          = CMOS
| die area            = <!-- XX mm² -->
| die width           = 
| die length          = 
| word size           = 64 bit
| core count          = 4
| thread count        = 4
| max cpus            = 1
| max memory          = 16 GiB
| max memory addr     = 

| electrical          = Yes
| power               = 22 W
| v core              = 
| v core tolerance    = 
| v io                = 
| v io tolerance      = 
| v io 2              = 
| v io 3              = 
| sdp                 = 
| tdp                 = 
| tdp typical         = 
| ctdp down           = 
| ctdp down frequency = 
| ctdp up             = 
| ctdp up frequency   = 
| temp min            = 
| temp max            = 
| tjunc min           = <!-- .. °C -->
| tjunc max           = 
| tcase min           = 
| tcase max           = 
| tstorage min        = 
| tstorage max        = 
| tambient min        = 
| tambient max        = 

| packaging           = Yes
| package 0           = BGA-1521
| package 0 type      = BGA
| package 0 pins      = 1521
| package 0 pitch     = 
| package 0 width     = 
| package 0 length    = 
| package 0 height    = 
| socket 0            = 
| socket 0 type       = 
}}
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.	CN3630-500 EXP - Cavium#package +
base frequency	500 MHz (0.5 GHz, 500,000 kHz) +
core count	4 +
core name	cnMIPS +
designer	Cavium +
family	OCTEON +
first announced	August 2005 +
first launched	August 2005 +
full page name	cavium/octeon/cn3630-500bg1521-exp +
has ecc memory support	true +
has hardware accelerators for data compression	true +
has hardware accelerators for data decompression	true +
has hardware accelerators for network quality of service processing	true +
has hardware accelerators for regular expression	true +
has hardware accelerators for tcp packet processing	true +
instance of	microprocessor +
isa	MIPS64 +
isa family	MIPS +
l1$ size	160 KiB (163,840 B, 0.156 MiB) +
l1d$ description	64-way set associative +
l1d$ size	32 KiB (32,768 B, 0.0313 MiB) +
l1i$ description	64-way set associative +
l1i$ size	128 KiB (131,072 B, 0.125 MiB) +
l2$ description	8-way set associative +
l2$ size	0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) +
ldate	August 2005 +
main image	+
manufacturer	TSMC +
market segment	Networking +
max cpu count	1 +
max memory	16,384 MiB (16,777,216 KiB, 17,179,869,184 B, 16 GiB, 0.0156 TiB) +
max memory bandwidth	5.96 GiB/s (6,103.04 MiB/s, 6.4 GB/s, 6,399.501 MB/s, 0.00582 TiB/s, 0.0064 TB/s) +
max memory channels	1 +
microarchitecture	cnMIPS +
model number	CN3630-500 EXP +
name	Cavium CN3630-500 EXP +
package	FCBGA-1521 +
part number	CN3630-500BG1521-EXP +
process	130 nm (0.13 μm, 1.3e-4 mm) +
series	CN3600 +
smp max ways	1 +
supported memory type	DDR2-800 +
technology	CMOS +
thread count	4 +
word size	64 bit (8 octets, 16 nibbles) +