From WikiChip
Editing intel/mcs-4/4004
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 61: | Line 61: | ||
The microprocessor had a limited architecture, such as: only a 3-levels deep [[stack]], a complex memory access scheme, and no [[interrupt]] support. In [[1974]] Intel released an enhanced version of the chip called the [[Intel 4040|4040]]. | The microprocessor had a limited architecture, such as: only a 3-levels deep [[stack]], a complex memory access scheme, and no [[interrupt]] support. In [[1974]] Intel released an enhanced version of the chip called the [[Intel 4040|4040]]. | ||
+ | |||
+ | == History == | ||
+ | {{Wikipedia|msg=has more info on the topic at [[Wikipedia:Intel 4004#History and production|Intel 4004#History and production]]}} | ||
+ | [[File:1971 Intel Advertisement.jpg|250px|thumbnail|right|An ad for the 4004 in the Nov. 15, 1971 issue of [[Wikipedia:Electronic News|Electronic News]]]] | ||
+ | Before Federico Faggin joined Intel in 1970, the development of the 4004 was stall and dreadful. Federico developed several design innovations at Intel that made it possible to fit the microprocessor in one chip, including new methodology for random logic chip design using silicon gate technology<ref>Faggin. Il padre del chip intelligente, Angelo Gallippi, 2002, 88-7118-149-2</ref>. Faggin developed the 4004 testing tool, chip and logic design concurrently with the layout of all the chips of the entire MCS-4 system. | ||
+ | |||
+ | In November of 1971, a memory chip manufacturer by the name of [[Intel]] publicly announced the world's first single chip microprocessor, in the Nov. 15 issue of [[Wikipedia:Electronic News|Electronic News]]. The prophetic ad read: ''"Announcing a new era in integrated electronics"''. The chip was designed by Federico Faggin, Ted Hoff and Masatoshi Shima; it received U.S. Patent [http://www.google.com/patents/US3821715 #3,821,715]. The original 4004 chips were shipped in a 16-pin ceramic [[Dual in-line package|DIP]]. | ||
== Variations == | == Variations == | ||
− | [[File:KL National INS4004.jpg| | + | [[File:KL National INS4004.jpg|300px;px|thumbnail|left|A National Semiconductor version of the 4004, INS4004J]] |
Three primary source variations were produced by Intel: C4004, D4004 and the P4004. The ''Intel C4004'' was the first chip to be manufactured; it had the gray traces visible on the white ceramic package itself. The C4004 was produced up until mid 1976, when production for the ''Intel D4004'' began. The D4004 had a plastic, black ceramic package. The ''Intel P4004'' is the plastic packaging version. | Three primary source variations were produced by Intel: C4004, D4004 and the P4004. The ''Intel C4004'' was the first chip to be manufactured; it had the gray traces visible on the white ceramic package itself. The C4004 was produced up until mid 1976, when production for the ''Intel D4004'' began. The D4004 had a plastic, black ceramic package. The ''Intel P4004'' is the plastic packaging version. | ||
Facts about "4004 - Intel"
base frequency | 0.5 MHz (5.0e-4 GHz, 500 kHz) + and 0.74 MHz (7.4e-4 GHz, 740 kHz) + |
chipset | 4001 +, 4002 + and 4003 + |
core count | 1 + |
core voltage | 15 V (150 dV, 1,500 cV, 15,000 mV) + |
core voltage tolerance | 5% + |
designer | Ted Hoff +, Federico Faggin +, Stan Mazor +, Intel + and Masatoshi Shim + |
die area | 12 mm² (0.0186 in², 0.12 cm², 12,000,000 µm²) + |
die length | 4 mm (0.4 cm, 0.157 in, 4,000 µm) + |
die width | 3 mm (0.3 cm, 0.118 in, 3,000 µm) + |
family | MCS-4 + |
first announced | November 15, 1971 + |
first launched | December 1971 + |
full page name | intel/mcs-4/4004 + |
instance of | microprocessor + |
isa | 4004 + |
isa family | 4004 + |
last order | 1982 + |
ldate | December 1971 + |
main image | + |
main image caption | 4004 in CerDIP + |
manufacturer | Intel + |
market segment | Commercial + and Industrial + |
max ambient temperature | 343.15 K (70 °C, 158 °F, 617.67 °R) + |
max memory address | 4 kB + |
max storage temperature | 398.15 K (125 °C, 257 °F, 716.67 °R) + |
microarchitecture | 4004 + |
min ambient temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
min storage temperature | 218.15 K (-55 °C, -67 °F, 392.67 °R) + |
model number | 4004 + |
name | 4004 + |
part number | C4004 +, P4004 + and D4004 + |
power dissipation | 1 W (1,000 mW, 0.00134 hp, 0.001 kW) + |
process | 10,000 nm (10 μm, 0.01 mm) + |
series | MCS + |
technology | pMOS + |
thread count | 1 + |
transistor count | 2,250 + |
word size | 4 bit (0.5 octets, 1 nibbles) + |