From WikiChip
Editing graphcore/microarchitectures/colossus
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 24: | Line 24: | ||
* ~800 mm² die size | * ~800 mm² die size | ||
* 23,647,173,309 transistors | * 23,647,173,309 transistors | ||
− | * 1,216 | + | * 1,216 FPUs |
− | |||
− | |||
− | |||
** 300 MiB on-die memory | ** 300 MiB on-die memory | ||
− | |||
:[[File:colossus floorplan.png|500px]] | :[[File:colossus floorplan.png|500px]] | ||
− | |||
− | |||
− |
Facts about "Colossus - Graphcore"
codename | Colossus + |
designer | Graphcore + |
first launched | 2018 + |
full page name | graphcore/microarchitectures/colossus + |
instance of | microarchitecture + |
manufacturer | TSMC + |
name | Colossus + |
process | 16 nm (0.016 μm, 1.6e-5 mm) + |