• mirc/msl injection
  The timer will register that its associated command to be executed when the delay has passed is "ec '''By default BOTH $read() and $readini() treat the text in the file as code!'''
  26 KB (4,222 words) - 08:43, 21 January 2023
• mirc/commands/comreg
  ...s to make themselves accessible to applications. Regsvr32 command will not register .NET assemblies because of their very nature. However if you must, [http:// <syntaxhighlight lang="mIRC">;register example.dll file
  964 bytes (128 words) - 19:13, 15 June 2017
• multiplexer
  |symbol body = [[File:Mux 2 1.svg|150px|center]] |functional body = [[File:mux functional.gif|center]]
  10 KB (1,445 words) - 11:53, 18 November 2018
• hitachi/hmcs-4
  ...e of 4 chips. The chipset included a [[ROM]] chip, a [[RAM]] chip, [[shift register]], and a [[4-bit architecture|4-bit]] [[microprocessor]]. The chipset was f | {{hitachi|HD35403}} || Shift Register
  2 KB (266 words) - 00:54, 19 May 2016
• intel/mcs-40/4040
  ...l set of additional instructions, a larger call stack, a larger [[register file]], and interrupt capabilities. The package size was also increased to 24 pi ...roduced interrupt support. 14 new instructions were added and the register file was increased to 24 index registers.
  1 KB (178 words) - 16:24, 13 December 2017
• 4-bit architecture
  ...or a [[nibble]]. These architectures typically have a matching [[register file]] with [[registers]] width of 4 bits and 4-8-bit wide addresses. * [[HP Saturn]] (64-bit register, 4-bit data path)
  4 KB (580 words) - 10:37, 12 December 2020
• digital design
  [[File:Digital Design.svg|300px|right]] ...aditionally, digital design dealt with [[Logic gate|gate]]-level design ([[register-transfer level]]), synthesis of HDLs (such as [[VHDL]] and [[Verilog]]), an
  682 bytes (91 words) - 12:10, 21 July 2018
• immediate value
  ...of the instruction itself instead of being in a [[memory]] location or a [[register]]. Immediate values are typically used in instructions that [[Load/Store in ...consider an ISA that can add two registers and store the result in a third register:
  2 KB (387 words) - 10:09, 28 August 2020
• 1-bit architecture
  ...] width of 1 bit. These architectures typically have a matching [[register file]] with [[registers]] width of 1 bit. Very few 1-bit architecture CPUs were
  1 KB (191 words) - 15:45, 21 March 2024
• 8-bit architecture
  ...or an [[octet]]. These architectures typically have a matching [[register file]] with [[registers]] width of 8 bits.
  2 KB (232 words) - 10:18, 24 June 2017
• 2-bit architecture
  ...width of 2 bits. These architectures typically have a matching [[register file]] with [[registers]] width of 2 bits. Very few 2-bit architecture CPUs were
  511 bytes (62 words) - 23:59, 16 January 2016
• 12-bit architecture
  ...r 1.5 [[octet]]s. These architectures typically have a matching [[register file]] with [[registers]] width of 12 bits.
  679 bytes (83 words) - 14:36, 7 October 2016
• 16-bit architecture
  ...or 2 [[octet]]s. These architectures typically have a matching [[register file]] with [[registers]] width of 16 bits.
  1 KB (135 words) - 13:16, 20 July 2018
• 20-bit architecture
  ...r 2.5 [[octet]]s. These architectures typically have a matching [[register file]] with [[registers]] width of 20 bits.
  410 bytes (50 words) - 00:02, 17 January 2016
• amd/am2900
  | {{\|AM2918}}<br />{{\|AM29LS18}} || Quad D register with standard and 3-state outputs || 16, 20 | {{\|AM2919}} || Quad D register with dual 3-state outputs || 20
  9 KB (1,061 words) - 22:55, 18 June 2019
• national semiconductor/cops i
  | {{\|MM57126}} || [[shift register]] * [[:File:National COPS Databook (1977).pdf|National COPS Databook, 1977]]
  2 KB (274 words) - 18:29, 5 February 2016
• discrete logic
  ...ght|thumb|250px|An implementation of a [[4-bit architecture|4-bit]], two [[register]] computer made using individual [[7400 series]] [[IC]]s.]]
  1 KB (163 words) - 06:06, 18 December 2015
• 7400 series
  [[File:7400_Series_Chips_1.jpg|thumb|right|250px|A series of various 74LS chips.]] ...te logic chip]]s chips such as [[and gates]] and [[or gates]] as well as [[register]]s, [[decoder]]s, and [[RAM]] units.
  7 KB (851 words) - 20:53, 29 July 2021
• intel/mcs-4
  [[File:1971 Intel Advertisement.jpg|250px|thumbnail|right|An ad for the MCS-4 in t ...U]], however its designed to be fully functioning with [[RAM]] and [[shift register]]. Additionally two more chips, the [[/4008|4008]] and [[/4009|4009]], expa
  4 KB (433 words) - 22:40, 27 June 2019
• 24-bit architecture
  ...or 3 [[octet]]s. These architectures typically have a matching [[register file]] with [[registers]] width of 24 bits.
  484 bytes (58 words) - 11:06, 28 May 2017

View (previous 20 | next 20) (20 | 50 | 100 | 250 | 500)