From WikiChip
Search results

  • | microarch 6 = Broadwell | proc = 45 nm
    43 KB (5,739 words) - 21:30, 22 April 2024
  • | microarch 6 = Westmere | proc = 350 nm
    13 KB (1,417 words) - 12:37, 22 December 2018
  • |process=5 nm |process 2=6 nm
    4 KB (693 words) - 01:48, 2 April 2023
  • |process=5 nm |process 2=6 nm
    4 KB (666 words) - 01:48, 2 April 2023
  • [[File:intel mask.jpg|right|thumb|Modern Intel 6" [[14 nm]]/[[10 nm]] test reticle.]]
    3 KB (533 words) - 17:17, 29 January 2024
  • | process = 22 nm |l3 cache=6 MiB
    4 KB (404 words) - 16:22, 13 December 2017
  • | process = 22 nm |l3 cache=6 MiB
    3 KB (401 words) - 14:24, 12 February 2019
  • | process = 22 nm |l3 cache=6 MiB
    3 KB (399 words) - 16:22, 13 December 2017
  • | process = 22 nm |l3 cache=6 MiB
    3 KB (400 words) - 16:22, 13 December 2017
  • | process = 22 nm |l3 cache=6 MiB
    3 KB (399 words) - 16:22, 13 December 2017
  • |process=22 nm |l3 cache=6 MiB
    3 KB (386 words) - 09:14, 26 December 2017
  • | process = 22 nm |l3 cache=6 MiB
    3 KB (401 words) - 16:22, 13 December 2017
  • | process = 22 nm |l3 cache=6 MiB
    3 KB (397 words) - 16:22, 13 December 2017
  • | process = 22 nm |l3 cache=6 MiB
    3 KB (398 words) - 16:22, 13 December 2017
  • | process = 22 nm |l3 cache=6 MiB
    4 KB (406 words) - 16:22, 13 December 2017
  • | process = 22 nm |l3 cache=6 MiB
    3 KB (396 words) - 16:22, 13 December 2017
  • | process = 22 nm |l3 cache=6 MiB
    3 KB (391 words) - 16:22, 13 December 2017
  • | process = 22 nm |l3 cache=6 MiB
    3 KB (399 words) - 16:27, 13 December 2017
  • |core family=6 |process=14 nm
    4 KB (596 words) - 16:15, 13 December 2017
  • |core family=6 |process=14 nm
    4 KB (596 words) - 16:15, 13 December 2017

View (previous 20 | next 20) (20 | 50 | 100 | 250 | 500)