From WikiChip
R-Car M3 (SiP - Renesas
< renesas‎ | r-car
Revision as of 02:38, 23 July 2017 by BCD (talk | contribs) (Created page with "{{renesas title|R-Car M3 (SiP}} {{mpu}} '''R-Car M3''' is a {{arch|64}} hepta-core ARM SoC designed by Renesas for the automotive industry and introduced in 2016....")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Template:mpu R-Car M3 is a 64-bit hepta-core ARM SoC designed by Renesas for the automotive industry and introduced in 2016. The M3 incorporates four Cortex-A53 cores, two Cortex-A57, and an additional Cortex-R7 core for real-time processing. This chip supports up to dual-channel LPDDR4-3200 memory.

This model is an SiP variant of the M3 which include the DDR memory on-package.

Retrieved from "https://en.wikichip.org/w/index.php?title=renesas/r-car/m3_(sip)&oldid=56014"