From WikiChip
Editing neural processor

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 5: Line 5:
  
 
== Motivation ==
 
== Motivation ==
Executing [[deep neural networks]] such as [[convolutional neural networks]] means performing a very large amount of [[multiply-accumulate operations]], typically in the billions and trillions of iterations. The large number of iterations comes from the fact that for each given input (e.g., image), a single convolution comprises of iterating over every channel, and then every pixel, and then performing a very large number of MAC operations. Many such convolutions are found in a single model and the model itself must be executed on each new input (e.g., every camera frame capture).
+
Executing [[deep neural networks]] such as [[convolutional neural networks]] means performing a very large amount of [[multiply-accumulate operations]], typically in the billions and trillions of iterations. The large number of iterations comes from the fact that for each given input (e.g., image), a single convolution comprises of iterating over every channel and then every pixel and performing a very large number of MAC operations. And many such convolutions are found in a single model and the model itself must be executed on each new input (e.g., every camera frame capture).
  
Unlike traditional [[central processing units]] which are great at processing highly serialized instruction streams, machine learning workloads tend to be highly parallelizable, much like a [[graphics processing unit]]. Moreover, unlike a GPU, NPUs can benefit from vastly simpler logic because their workloads tend to exhibit high regularity in the computational patterns of [[deep neural networks]]. For those reasons, many custom-designed dedicated neural processors have been developed.
+
Unlike traditional [[central processing units]] which are great at processing highly serialized instruction streams, Machine learning workloads tend to be highly parallelizable, much like a [[graphics processing unit]]. Moreover, unlike a GPU, NPUs can benefit from vastly simpler logic because their workloads tend to exhibit high regularity in the computational patterns of [[deep neural networks]]. For those reasons, many custom-designed dedicated neural processors have been developed.
  
 
== Overview ==
 
== Overview ==
Line 31: Line 31:
 
* [[Amazon]]: {{amazon|AWS Inferentia}}
 
* [[Amazon]]: {{amazon|AWS Inferentia}}
 
* [[Apple]]: Neural Engine
 
* [[Apple]]: Neural Engine
* [[AMD]]: AI Engine
 
 
* [[Arm]]: {{arm|ML Processor}}
 
* [[Arm]]: {{arm|ML Processor}}
 
* [[Baidu]]: {{baidu|Kunlun}}
 
* [[Baidu]]: {{baidu|Kunlun}}
Line 49: Line 48:
 
* [[Intel]]: {{nervana|NNP}}, {{movidius|Myriad}}, {{mobileye|EyeQ}}, {{intel|GNA}}
 
* [[Intel]]: {{nervana|NNP}}, {{movidius|Myriad}}, {{mobileye|EyeQ}}, {{intel|GNA}}
 
* [[Kendryte]]: K210
 
* [[Kendryte]]: K210
* [[Mediatek]]: NeuroPilot
 
 
* [[Mythic]]: {{mythic|IPU}}
 
* [[Mythic]]: {{mythic|IPU}}
 
* [[NationalChip]]: Neural Processing Unit (NPU)
 
* [[NationalChip]]: Neural Processing Unit (NPU)
 
* [[NEC]]: {{nec|SX-Aurora}} (VPU)
 
* [[NEC]]: {{nec|SX-Aurora}} (VPU)
 
* [[Nvidia]]: {{nvidia|NVDLA|l=arch}}, {{nvidia|Xavier}}
 
* [[Nvidia]]: {{nvidia|NVDLA|l=arch}}, {{nvidia|Xavier}}
* [[Qualcomm]]: Hexagon
 
* [[Quadric]]: Chimera General Purpose NPU (GPNPU)
 
 
* [[Samsung]]: Neural Processing Unit (NPU)
 
* [[Samsung]]: Neural Processing Unit (NPU)
 
* [[Rockchip]]: RK3399Pro (NPU)
 
* [[Rockchip]]: RK3399Pro (NPU)
 
* [[Amlogic]]: Khadas VIM3 (NPU)
 
* [[Amlogic]]: Khadas VIM3 (NPU)
* [[SiMa.ai]]: Machine Learning System on chip (MLSoC)
 
 
* [[Synaptics]]: SyNAP (NPU)
 
* [[Synaptics]]: SyNAP (NPU)
 
* [[Tesla (car company)|Tesla]]: {{teslacar|FSD Chip}}
 
* [[Tesla (car company)|Tesla]]: {{teslacar|FSD Chip}}
Line 65: Line 60:
 
* [[Wave Computing]]: DPU
 
* [[Wave Computing]]: DPU
 
* [[Brainchip]]: Akida (NPU & NPEs)
 
* [[Brainchip]]: Akida (NPU & NPEs)
* [[Syntiant]]: Neural decision processors
 
 
}}
 
}}
 
{{expand list}}
 
{{expand list}}

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)

This page is a member of 1 hidden category: