From WikiChip
Editing intel/process

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 25: Line 25:
 
<table class="wikitable" style="text-align: center;">
 
<table class="wikitable" style="text-align: center;">
 
<tr><th>Year</th><th>Process</th><th>[[technology node|Node]]</th><th>MLayers</th><th>µarchs</th><th>Gate</th><th>Interconnects</th><th colspan="4">Attributes</th></tr>
 
<tr><th>Year</th><th>Process</th><th>[[technology node|Node]]</th><th>MLayers</th><th>µarchs</th><th>Gate</th><th>Interconnects</th><th colspan="4">Attributes</th></tr>
{{intel proc tech |year=1972 |name=PMOS I |mlayers=1 |node=10 µm
 
  |archs=4004
 
  |a1=Gate Dielectric |d1=SiO<sub>2</sub>
 
  |a2=L<sub>g</sub>  |d2=10.0 µm
 
}}
 
{{intel proc tech |year=1974 |name=HMOS I |mlayers=1 |node=8 µm
 
  |archs=
 
  |a1=Gate Dielectric |d1=SiO<sub>2</sub>
 
  |a2=L<sub>g</sub>  |d2=8.0 µm
 
}}
 
{{intel proc tech |year=1976 |name=HMOS II/III |mlayers=1 |node=6 µm
 
  |archs=8080
 
  |a1=Gate Dielectric |d1=SiO<sub>2</sub>
 
  |a2=L<sub>g</sub>  |d2=6.0 µm
 
}}
 
 
{{intel proc tech |year=1977 |name=CHMOS I |mlayers=1 |node=3 µm
 
{{intel proc tech |year=1977 |name=CHMOS I |mlayers=1 |node=3 µm
 
   |archs=8085, 8086, 8088, 80186
 
   |archs=8085, 8086, 8088, 80186
Line 187: Line 172:
 
   |a6=W<sub>''fin''</sub>      |d6=8 nm      |a62=H<sub>''fin''</sub> |d62=42-46 nm
 
   |a6=W<sub>''fin''</sub>      |d6=8 nm      |a62=H<sub>''fin''</sub> |d62=42-46 nm
 
}}
 
}}
{{intel proc tech |year=2019 |name=P1274 (CPU)<br>P1275 (SoC, I/O) |mlayers=12-13 |node=10 nm
+
{{intel proc tech |year=2019 |name=P1274 (CPU)<br>P1275 (SoC, I/O) |mlayers=12 |node=10 nm
   |archs=Cannon Lake, Icelake, Tigerlake, Sapphire Rapids
+
   |archs=Cannon Lake, Icelake, Tigerlake
 
   |a1=T<sub>oxe</sub>|d1=          |a12=Gate Dielectric |d12=High-κ
 
   |a1=T<sub>oxe</sub>|d1=          |a12=Gate Dielectric |d12=High-κ
 
   |a2=V<sub>dd</sub> |d2=0.70 V    |a22=SRAM            |d22=0.0312 µm²
 
   |a2=V<sub>dd</sub> |d2=0.70 V    |a22=SRAM            |d22=0.0312 µm²
Line 196: Line 181:
 
   |a6=W<sub>''fin''</sub>      |d6=7 nm      |a62=H<sub>''fin''</sub> |d62=44-55 nm
 
   |a6=W<sub>''fin''</sub>      |d6=7 nm      |a62=H<sub>''fin''</sub> |d62=44-55 nm
 
}}
 
}}
{{intel proc tech |year=2021 |name=P1276 (CPU)<br>P1277 (SoC, I/O) |mlayers= |node=7 nm
+
{{intel proc tech |year=202? |name=P1276 (CPU)<br>P1277 (SoC, I/O) |mlayers= |node=7 nm
  |archs=Granite Rapids
 
 
}}
 
}}
{{intel proc tech |year=2024 |name=P1278 (CPU)<br>P1279 (SoC, I/O) |mlayers= |node=5 nm
+
{{intel proc tech |year=202? |name=P1278 (CPU)<br>P1279 (SoC, I/O) |mlayers= |node=5 nm
 
}}
 
}}
 
</table>
 
</table>

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)