From WikiChip
Editing intel/microarchitectures/cooper lake
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 131: | Line 131: | ||
* [[BFLOAT16]] - A new data type for [[acceleration]] of [[neural processor|AI workloads]]. | * [[BFLOAT16]] - A new data type for [[acceleration]] of [[neural processor|AI workloads]]. | ||
* {{x86|AVX512 BF16}} - AVX-512 [[Brain Float 16]] extension | * {{x86|AVX512 BF16}} - AVX-512 [[Brain Float 16]] extension | ||
− | |||
− | |||
− |
Facts about "Cooper Lake - Microarchitectures - Intel"
codename | Cooper Lake + |
core count | 28 +, 24 +, 20 +, 18 +, 16 + and 8 + |
designer | Intel + |
first launched | June 18, 2020 + |
full page name | intel/microarchitectures/cooper lake + |
instance of | microarchitecture + |
instruction set architecture | x86-64 + |
manufacturer | Intel + |
microarchitecture type | CPU + |
name | Cooper Lake + |
pipeline stages (max) | 19 + |
pipeline stages (min) | 14 + |