From WikiChip
Editing intel/microarchitectures/cooper lake

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 5: Line 5:
 
|designer=Intel
 
|designer=Intel
 
|manufacturer=Intel
 
|manufacturer=Intel
−
|introduction=June 18, 2020
+
|introduction=2019
−
|process=14 nm++
+
|process=14 nm
−
|cores=28
 
−
|cores 2=24
 
−
|cores 3=20
 
−
|cores 4=18
 
−
|cores 5=16
 
−
|cores 6=8
 
 
|type=Superscalar
 
|type=Superscalar
 
|oooe=Yes
 
|oooe=Yes
Line 57: Line 51:
 
|l1d per=core
 
|l1d per=core
 
|l1d desc=8-way set associative
 
|l1d desc=8-way set associative
−
|l1=64 KiB
 
−
|l1 per=core
 
 
|l2=1 MiB
 
|l2=1 MiB
−
|l2 per=Core
+
|l2 per=core
 
|l2 desc=16-way set associative
 
|l2 desc=16-way set associative
 
|l3=1.375 MiB
 
|l3=1.375 MiB
Line 70: Line 62:
 
|predecessor=Cascade Lake
 
|predecessor=Cascade Lake
 
|predecessor link=intel/microarchitectures/cascade lake
 
|predecessor link=intel/microarchitectures/cascade lake
−
|successor=Sapphire Rapids
+
|successor=Ice Lake (Server)
−
|successor link=intel/microarchitectures/sapphire rapids
+
|successor link=intel/microarchitectures/ice lake (server)
−
|contemporary=Ice Lake (Server)
+
|contemporary=Coffee Lake
−
|contemporary link=intel/microarchitectures/ice lake (server)
+
|contemporary link=intel/microarchitectures/coffee lake
−
|contemporary 2=Coffee Lake
 
−
|contemporary 2 link=intel/microarchitectures/coffee lake
 
 
}}
 
}}
−
'''Cooper Lake''' ('''CPL''' / '''CPX''') is [[Intel]]'s successor to {{\\|Cascade Lake}}, a [[14 nm]] [[microarchitecture]] for the multiprocessing server market only.
+
'''Cooper Lake''' ('''CPL''') is [[Intel]]'s successor to {{\\|Cascade Lake}}, a [[14 nm]] [[microarchitecture]] for enthusiasts and servers.
  
−
Launched in mid-2020, Cooper Lake covers the 4-way and 8-way multiprocessing segments while {{\\|Ice Lake (Server)|Ice Lake}} serves the single and dual-socket segments.
+
For desktop enthusiasts, Cascade Lake is branded {{intel|Core i7}}, and {{intel|Core i9}} processors (under the {{intel|Core X}} series). For scalable server class processors, Intel branded it as {{intel|Xeon Bronze}}, {{intel|Xeon Silver}}, {{intel|Xeon Gold}}, and {{intel|Xeon Platinum}}.
 +
 
 +
 
 +
{{future information}}
  
−
For scalable server class processors, Intel branded it as {{intel|Xeon Gold}} and {{intel|Xeon Platinum}}.
 
  
 
== Codenames ==
 
== Codenames ==
−
Single and dual-socket Cooper Lake parts were scrapped before ever making it to market.
 
 
{| class="wikitable"
 
{| class="wikitable"
 
|-
 
|-
 
! Core !! Abbrev !! Target
 
! Core !! Abbrev !! Target
−
|- style="text-decoration:line-through"
+
|-
 
| {{intel|Cooper Lake X|l=core}} || CPL-X || High-end desktops & enthusiasts market
 
| {{intel|Cooper Lake X|l=core}} || CPL-X || High-end desktops & enthusiasts market
−
|- style="text-decoration:line-through"
+
|-
 
| {{intel|Cooper Lake W|l=core}} || CPL-W || Enterprise/Business workstations
 
| {{intel|Cooper Lake W|l=core}} || CPL-W || Enterprise/Business workstations
 
|-
 
|-
 
| {{intel|Cooper Lake SP|l=core}} || CPL-SP || Server Scalable Processors
 
| {{intel|Cooper Lake SP|l=core}} || CPL-SP || Server Scalable Processors
−
|- style="text-decoration:line-through"
+
|-
 
| {{intel|Cooper Lake AP|l=core}} || CPL-AP || Server Advanced Processors
 
| {{intel|Cooper Lake AP|l=core}} || CPL-AP || Server Advanced Processors
 
|}
 
|}
Line 102: Line 93:
  
 
== Release Dates ==
 
== Release Dates ==
−
[[File:intel-2019-investor-meeting-ice-lake-server-cooper-roadmap.png|right|thumb|Cooper Lake and {{\\|Ice Lake}} roadmap.]]
+
Cooper Lake is expected to be released in mid-2019.
−
Cooper was first publicly disclosed in early 2019. Cooper Lake launched on June 18, 2020.
 
  
 
== Process Technology ==
 
== Process Technology ==
Line 109: Line 99:
  
 
== Architecture ==
 
== Architecture ==
 +
Cooper Lake is based on the {{intel|Whitley|l=platform}} platform.
 
=== Key changes from {{\\|Cascade Lake}} ===
 
=== Key changes from {{\\|Cascade Lake}} ===
−
* SoC
+
* I/O
−
** 2x UPI links (6, up from 3)
+
** PCIe 4.0 (from PCIe 3.0)
−
 
 
 
* Memory
 
* Memory
−
** Higher data rate (3200 MT/s, up from 2933 MT/s)
+
** Higher bandwidth (174.84 GiB/s, up from 119.209 GiB/s)
−
** Optane DC DIMMs
+
** Octa-channel (up from hexa-channel)
−
*** Apache Pass '''→''' Barlow Pass
+
** 2933 MT/s (up from 2600 MT/s)
−
 
 
 
* Platform
 
* Platform
−
** {{intel|Purley|l=platform}} '''→''' {{intel|Cedar Island|l=platform}}
+
** {{intel|Purley|l=platform}} '''→''' {{intel|Whitley|l=platform}}
−
 
 
 
* Packaging
 
* Packaging
−
** Socket-P+
+
** 4189-contact flip-chip LGA (up from 3647 contacts)
−
*** 4189-contact flip-chip LGA (up from 3647 contacts)
 
 
{{expand list}}
 
{{expand list}}
  
Line 130: Line 117:
  
 
* [[BFLOAT16]] - A new data type for [[acceleration]] of [[neural processor|AI workloads]].
 
* [[BFLOAT16]] - A new data type for [[acceleration]] of [[neural processor|AI workloads]].
−
* {{x86|AVX512 BF16}} - AVX-512 [[Brain Float 16]] extension
 
−
 
−
== See also ==
 
−
* {{\\|Ice Lake (Server)}}
 

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)

Templates used on this page:

This page is a member of 1 hidden category:

Retrieved from "https://en.wikichip.org/wiki/intel/microarchitectures/cooper_lake"
Facts about "Cooper Lake - Microarchitectures - Intel"
RDF feed
codenameCooper Lake +
core count28 +, 24 +, 20 +, 18 +, 16 + and 8 +
designerIntel +
first launchedJune 18, 2020 +
full page nameintel/microarchitectures/cooper lake +
instance ofmicroarchitecture +
instruction set architecturex86-64 +
manufacturerIntel +
microarchitecture typeCPU +
nameCooper Lake +
pipeline stages (max)19 +
pipeline stages (min)14 +