From WikiChip
Editing intel/crystal well
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
− | + | '''Crystal Well''' is the codename for the L4 cache, a discrete [[eDRAM]] silicon die, which is featured in the [[Iris Pro]]-equipped [[Haswell]] microprocessors. The eDRAM silicon die is separate from the main [[Haswell]] die but is package together with it. Crystal Well based processors started shipping in the third quarter of 2013. | |
− | ''' | ||
− | + | Crystal Well is a true 128MB [[L4 Cache|L4$]] which could be utilized by the core itself, not just by the [[Iris Pro]]'s Framebuffer. I.E. L3$ values that gets evicted go into the L4$. The L4$ caches bother GPU and CPU memory accesses; memory is partitioned between. If the GPU is disabled, such as when a discrete GPU is installed, the L4$ will be used exclusively by the CPU. | |
− | Crystal Well is a true 128MB [[L4 Cache|L4$]] which could be utilized by the core itself, not just by the [[Iris Pro]]'s | ||
− | [[Intel]] has not | + | [[Intel]] has not disclose much technical specs regarding how the crystal well die communicates with the main die. Intel has stated that the cache is capable of delivering 100GB/s bandwidth (50GB/s in each direction). |
− | |||
− | |||
== Processors == | == Processors == | ||
− | + | {| class="wikitable sortable" | |
− | + | |- | |
− | + | ! colspan="9" style="background:#D6D6FF;" | Crystal Well Processors | |
− | + | |- | |
− | + | ! Family !! Number !! Launch Date !! Cores !! Threads !! Clock !! Lithography !! TDP !! Die Size | |
− | + | |- | |
− | + | |[[Intel Core i7|Core i7]] || [[Intel Core i7-4950HQ|4950HQ]] ||Q3 2013 ||4 ||8 ||2.4 GHz ||22 nm ||47 W || 37.5mm x 32mm | |
− | + | |- | |
− | + | |[[Intel Core i7|Core i7]] || [[Intel Core i7-4850HQ|4850HQ]] ||Q3 2013 ||4 ||8 ||2.3 GHz ||22 nm ||47 W || 37.5mm x 32mm | |
− | + | |- | |
− | + | |[[Intel Core i7|Core i7]] || [[Intel Core i7-4750HQ|4750HQ]] ||Q3 2013 ||4 ||8 ||2 GHz ||22 nm ||47 W || 37.5mm x 32mm | |
− | + | |- | |
− | + | |[[Intel Core i7|Core i7]] || [[Intel Core i7-4960HQ|4960HQ]] ||Q4 2013 ||4 ||8 ||2.6 GHz ||22 nm ||47 W || 37.5mm x 32m | |
− | | | + | |- |
− | + | |[[Intel Core i7|Core i7]] || [[Intel Core i7-4770R|4770R]] ||Q2 2013 ||4 ||8 ||3.2 GHz ||22 nm ||65 W || 37.5mm x 32mm | |
− | | | + | |- |
− | + | |[[Intel Core i5|Core i5]] || [[Intel Core i5-4570R|4570R]] || Q2 2013 || 4 || 8 ||2.7 GHz ||22 nm ||65 W || 37.5mm x 32mm | |
− | | | + | |- |
− | + | |[[Intel Core i5|Core i5]] || [[Intel Core i5-4670R|4670R]] || Q2 2013 || 4 || 8 ||3 GHz ||22 nm ||65 W || 37.5mm x 32mm | |
− | | | + | |} |
− | |||
− | | | ||
− | |||
− | | | ||
− | |||
− | |||
− | | | ||
− | |||
− | |||
− | |||
− | |||
− | |||
== External links == | == External links == | ||
Line 47: | Line 31: | ||
− | [[Category: | + | [[Category:Intel microarchitectures]] |
+ | [[Category:Microarchitectures]] |
Facts about "Crystal Well - Intel"
instance of | codename + |
manufacturer | Intel + |
name | Crystal Well + |